- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39192 > LC78858V SERIAL INPUT LOADING, 16-BIT DAC, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | LC78858V |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 16-BIT DAC, PDSO24 |
| 封裝： | SSOP-24 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 132K |
| 代理商： | LC78858V |
Attenuator data
The signal can be attenuated by inputting attenuation data (A3 to A10).
The attenuation specified by the attenuation data is given by the following formula:
Note: The attenuation is 0 dB when the data value is 7F (hexadecimal).
However, if A10 (the MSB) is 1, the A3 to A9 data is ignored and the prior attenuation setting is retained.
If the attenuation level is changed from 0 dB to –
∞ dB, the IC performs a soft muting operation. The soft muting time is
1/Fs
× 1024. Also, the time required to change the attenuation follows the slope of the soft muting time.
If new attenuation data is input while the attenuation is changing, the attenuation level starts to change from the current
level to the newly specified level at that point.
Note: If the IC is initialized when the MODE pin is low, the IC is initialized with serial data values of
A0 = A1 = A10 = low, and A3 to A9 = high.
However, the LAT/DB1 must be held high during this initialization.
When MODE is high: parallel input mode
In this mode, digital bass boost, deemphasis, and soft muting settings are specified with the LAT/DB1 , SH/EMP,
DAT/DB2, and MT pins. It is not possible to set the attenuation data in this mode.
Digital bass boost flags
Deemphasis flag
The deemphasis function operates
when Fs is 44.1 kHz.
See page 9 for details on the digital bass
boost frequency characteristics.
* Test mode: This mode is provided for testing
the bass boost function.
It should not be used during normal operation.
Soft muting setting
The LC78858V uses the built-in digital attenuator to
implement a soft muting function. If the input level
applied to the MT pin is changed from low to high, the
attenuation changes from 0 dB to –
∞ dB. Inversely, if
the MT pin is changed from high to low, the attenuation
changes from –
∞ dB to 0 dB.
The time required for the change is 1/fs
× 1024.
No. 5967-7/12
LC78858V
Attenuation data
20 log
———————— (dB)
128
Attenuation data
MSB
LSB
Attenuation level (dB)
A10
A9
A8
A7
A6
A5
A4
A3
0
1
0
1
0
–0.137
0
1
–42.14
0
–
∞
LAT/DB1
DAT/DE2
Digital bass boost
L
Flat
H
L
Bass boost 1
L
H
Bass boost 2
H
Test mode*
MT
Soft muting
L
Off
H
On
SH/EMP
Deemphasis
L
Off
H
On
相關PDF資料 |
PDF描述 |
|---|---|
| LC78865M | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| LC78866V | 4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO30 |
| LC7886M | 2-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| LC7886 | 2-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP24 |
| LC8211 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LC7886 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:18-Bit A/D Converter for Digital Audio Applications |
| LC78865 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:16-bit A/D Converter |
| LC78865M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:16-bit A/D Converter |
| LC78866V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:16-bit A/D Converter |
| LC7886M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:18-Bit A/D Converter for Digital Audio Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復。