- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358760 > LC72720YV (Sanyo Electric Co.,Ltd.) Single-Chip RDS Signal-Processing System IC(單片無(wú)線電數(shù)據(jù)系統(tǒng)信號(hào)處理芯片) PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72720YV |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Single-Chip RDS Signal-Processing System IC(單片無(wú)線電數(shù)據(jù)系統(tǒng)信號(hào)處理芯片) |
| 中文描述： | 單芯片發(fā)展策略的信號(hào)處理系統(tǒng)集成電路（單片無(wú)線電數(shù)據(jù)系統(tǒng)信號(hào)處理芯片） |
| 文件頁(yè)數(shù)： | 5/14頁(yè) |
| 文件大?。?/td> | 107K |
| 代理商： | LC72720YV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
No. 6488-5/14
LC72720Y, 72720YV
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
Group delay deviation
G-Delay
FLOUT: f = 57
±
1.2 kHz
±
2.0
μs
Reference voltage output
Vref
VREF : Vdda = 3.3 V
1.65
V
Hysteresis
V
HIS
V
OL
1
V
OL
2
I
IH
1
I
IH
2
I
IL
1
I
IL
2
CL, DI, CE, SYR, T1, T2
0.1 Vddd
V
Output low-level voltage
DO, T3, T4, T5, T6, T7 : I = 2 mA
0.5
V
SYNC, RDS-ID : I = 8 mA
0.5
V
Input high-level current
CL, DI, CE, SYR, T1, T2 : V
I
= Vddd
XIN : V
I
= Vddd
CL, DI, CE, SYR, T1, T2 : V
I
= 0 V
XIN : V
I
= 0 V
DO, SYNC, RDS-ID, T3, T4, T5, T6, T7 :
V
O
= 6.5 V
Vddd + Vdda, Vddd = Vdda = 3.3 V
5.0
μA
0.9
4.0
μA
Input low-level current
5.0
μA
0.9
4.0
μA
Output off leakage current
I
OFF
5.0
μA
Current drain
IDD
6
mA
Continued from preceding page.
CCB Output Data Format
Each block of output data consists of 32 bits (4 bytes), of which 2 bytes are RDS data and 2 bytes are flag data.
Any number of 32-bit output data blocks can be output consecutively.
When there is no data that can be read out in the internal memory, the system outputs blocks of all-zero data
consecutively.
If data readout is interrupted, the next read operation starts with the 32-bit data block whose readout was interrupted.
However, if only the last bit is remaining to be read, it will not be possible to reread that whole block.
The check bits (10 bits) are not output.
The data valid / invalid decision is made by referencing the error information flag (E0 to E2) but the offset word
detection flag (OWD) must not be referred to.
When the first leading bits are not “1010”, the read in data is invalid, and the read operation is cancelled.
(1) Offset word detection flag (1 bit): OWD
OWD
Offset word detection
1
Detected
0
Not detected (protection function operating)
DI
DO
A13207
0
1
0
1
0
OWD
B2 B1 B0 RE
RF1 RF0 ARI SYC
E2 E1 E0
D15 D14 D13 D12 D11 D10
D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
0
B1
B0
1
B2
1
B3
0
A0
1
A1
1
A2
0
A3
CCB address 6C
Output data/first bit
Last bit
(8) RDS data
(7) Error information flags
(6) Synchronization established flag
(5) ARI (SK) detection flag
(4) RAM data remaining flags
(3) Consecutive RAM read out possible flag
(2) Offset word information flags
(1) Offset word detection flag
Fixed pattern (1010)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72720 | Single-Chip RDS Signal-Processing System LSI |
| LC72720M | Single-Chip RDS Signal-Processing System LSI |
| LC72722 | Single-Chip RDS Signal-Processing System LSI |
| LC72722M | Single-Chip RDS Signal-Processing System LSI |
| LC72722PM | Single-Chip RDS Signal-Processing System LSI |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72720YVS | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System IC |
| LC72720YVS-MPB-E | 功能描述:通信集成電路 - 若干 RoHS:否 制造商:Maxim Integrated 類型:Transport Devices 封裝 / 箱體:TECSBGA-256 數(shù)據(jù)速率:100 Mbps 電源電壓-最大:1.89 V, 3.465 V 電源電壓-最小:1.71 V, 3.135 V 電源電流:50 mA, 225 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Tube |
| LC72720YVS-TLM-E | 功能描述:音頻 DSP RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| LC72720YV-TLM-E | 制造商:ON Semiconductor 功能描述:RDS/RBDS DECODE-IC - Tape and Reel |
| LC72722 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。