- 您現(xiàn)在的位置：買賣IC網 > PDF目錄369721 > LC72317W PDF資料下載
參數資料
| 型號： | LC72317W |
| 文件頁數： | 6/12頁 |
| 文件大?。?/td> | 128K |
| 代理商： | LC72317W |
Block Diagram
No. 6650-6/12
LC72314W, 72315W, 72316W
PHASE
DETECTOR
REFERENCE DIVIDER
DIVIDER
SYSTEM CLOCK
GENERATOR
PROGRAMMBLE DIVIDER
1/16,1/17
SEG
LA
P-ON
RESET
1/2
BANK
ADDRESS
DECODER
DATA BUS
TIMER 0
JUDGE
ALU
CF
SKIP
BANK
A
STACK
4
14
14
ADDRESS COUNTER
ADDRESS DECODER
ROM
4k
×
16bits
(LC72314)
6K
×
16bits
(LC72315)
8K
×
16bits
(LC72316)
BUS
CONTROL
JMP
CAL
RETURN
INTERRUPT
RESET
INSTRUCTION
DECODER
PLL DATA LATCH
PLL CONTROL
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
BUS
DRIVER
XIN
XOUT
FMIN
PC2
PC3
PC1
PC0
PA3
PA2
PA1
PA0
TEST2
TEST1
RES
*
AMIN
S16/PH3
S15/PH2
S13/PH0
S14/PH1
LCD
PORT
DRIVER
LCPA/B
LCDA/B
EO
S12
S1
VSS
PB2
PB3
PB1
PB0
PD2
PD3
INT1/PD1
INT0/PD0
LATCH
B
LATCH
PE0/BEEP
COM1
COM2
COM3
COM4
S20/PG3
S19/PG2
S17/PG0
S18/PG1
DATA
LATCH
/
BUS
DRIVER
MPX
(6bits)
MPX
MPX
BEEP TONE
COMMON
DRIVER
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
DATA
LATCH
/
BUS
DRIVER
7
PF3/ADI3
PF1/ADI1
PF2
PF0/ADI0
PE1
VDC3
VADJ
VDD
VDC1
PL2
PL3
PL1
PL0
SIO
VDDRAM
SO1/PK2
SI1/PK3
SCK1/PK1
PK0
S24/PI3
S23/PI2
S21/PI0
S22/PI1
DATA
LATCH
/
BUS
DRIVER
S28/PJ3
S27/PJ2
S25/PJ0
S26/PJ1
DATA
LATCH
/
BUS
DRIVER
PE2
PE3
1/2
HCTR
TIME BASE
COUNTROL
UNIVERSAL
COUNTER(20bits)
COUNT END
112
1/2
1/2
1/2
RAM
256
×
4bits
(LC72314)
512
×
4bits
(LC72315/316)
1/8
Clock control
*
相關PDF資料 |
PDF描述 |
|---|---|
| LC72318 | |
| LC72318W | |
| LC72319 | |
| LC72319W | |
| LC7232 | |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC72318 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC72318W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC72319 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC72319W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC7232 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。