參數(shù)資料
型號(hào): LC4032ZC-75M56C
廠商: LATTICE SEMICONDUCTOR CORP
元件分類(lèi): PLD
英文描述: 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
中文描述: EE PLD, 7.5 ns, PBGA56
封裝: CSBGA-56
文件頁(yè)數(shù): 8/91頁(yè)
文件大?。?/td> 851K
代理商: LC4032ZC-75M56C
Lattice Semiconductor
ispMACH 4000V/B/C/Z Family Data Sheet
8
Block CLK2
Block CLK3
PT Clock
PT Clock Inverted
Shared PT Clock
Ground
Clock Enable Multiplexer
Each macrocell has a 4:1 clock enable multiplexer. This allows the clock enable signal to be selected from the fol-
lowing four sources:
PT Initialization/CE
PT Initialization/CE Inverted
Shared PT Clock
Logic High
Initialization Control
The ispMACH 4000 family architecture accommodates both block-level and macrocell-level set and reset capability.
There is one block-level initialization term that is distributed to all macrocell registers in a GLB. At the macrocell
level, two product terms can be “stolen” from the cluster associated with a macrocell to be used for set/reset func-
tionality. A reset/preset swapping feature in each macrocell allows for reset and preset to be exchanged, providing
fl
exibility.
Note that the reset/preset swapping selection feature affects power-up reset as well. All
fl
ip-
fl
ops power up to a
known state for predictable system initialization. If a macrocell is con
fi
gured to SET on a signal from the block-level
initialization, then that macrocell will be SET during device power-up. If a macrocell is con
fi
gured to RESET on a
signal from the block-level initialization or is not con
fi
gured for set/reset, then that macrocell will RESET on power-
up. To guarantee initialization values, the V
CC
rise must be monotonic, and the clock must be inactive until the reset
delay time has elapsed.
GLB Clock Generator
Each ispMACH 4000 device has up to four clock pins that are also routed to the GRP to be used as inputs. These
pins drive a clock generator in each GLB, as shown in Figure 6. The clock generator provides four clock signals that
can be used anywhere in the GLB. These four GLB clock signals can consist of a number of combinations of the
true and complement edges of the global clock signals.
Figure 6. GLB Clock Generator
CLK0
CLK1
CLK2
CLK3
Block CLK0
Block CLK1
Block CLK2
Block CLK3
相關(guān)PDF資料
PDF描述
LC4032ZC-75M56I 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4032ZC-75T48C 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-37T100C DIODE ZENER TRIPLE ISOLATED 200mW 27Vz 2mA-Izt 0.0704 0.1uA-Ir 18.9 SOT-363 3K/REEL
LC4064ZC-37M132C1 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-37M56C 3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC4032ZC-75M56I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4032ZC-75MN56C 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4032ZC-75MN56I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4032ZC-75T48C 功能描述:CPLD - 復(fù)雜可編程邏輯器件 1.8V 32 I/O RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4032ZC-75T48E 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100