參數(shù)資料
型號(hào): LC378100QM
廠商: Sanyo Electric Co.,Ltd.
英文描述: 8M Mask Rom Internal Clocked Silicon Gate(8M帶內(nèi)部定時(shí)硅門(mén)的掩膜 ROM)
中文描述: 分掩模ROM內(nèi)部時(shí)鐘硅門(mén)(分帶內(nèi)部定時(shí)硅門(mén)的掩膜光盤(pán))
文件頁(yè)數(shù): 4/4頁(yè)
文件大小: 63K
代理商: LC378100QM
PS No. 5611-4/4
LC378100QM, QT
Timing Chart
This catalog provides information as of May, 1998. Specifications and information herein are subject to change
without notice.
I
No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace
equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of
which may directly or indirectly cause injury, death or property loss.
I
Anyone purchasing any products described or contained herein for an above-mentioned use shall:
Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and
distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all
damages, cost and expenses associated with such use:
Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on
SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees
jointly or severally.
I
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for
volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied
regarding its use or any infringements of intellectual property rights or other rights of third parties.
System Design Notes
These LSIs adopt the ATD technique, in which operation starts when a change in either the CE or address inputs is
detected. This means that the output data immediately after power is applied is invalid. When using these LSIs as
program memory for Z80 and similar microprocessors, applications must take into account the fact that valid data will
not be output after power is first applied unless the value of either the CE or at least one of the address lines is changed
after the power supply has stabilized.
Another point due to the use of the ATD technique is that these LSIs are sensitive to input noise. Do not apply voltages
outside the allowable DC input levels for extended periods and do not apply input voltages with large noise components.
AC Test Conditions
Input pulse levels
0.4 to 2.8 V
Input rise/fall time
5 ns
Input timing level
1.5 V
Output timing level
1.5 V
Output load
See Figure 1
Figure 1 Output Load
相關(guān)PDF資料
PDF描述
LC37G DC GEARED MOTORS
LC382161T-17 CONNECTOR ACCESSORY
LC4021 40 characters x 2 lines
LC4041
LC4066B INTEGRATED CIRCUIT BLOCK DIAGRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC378100QT 制造商:SANYO 制造商全稱(chēng):Sanyo Semicon Device 功能描述:8 MEG (1048576 words x 8 bits) Mask ROM Internal Clocked Silicon Gate
LC378200P_SERIES 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:
LC378200PM-10 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 ROM (Mask Programmable)
LC378200PM-20LV 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 ROM (Mask Programmable)
LC378200PP-10 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x8 ROM (Mask Programmable)