參數(shù)資料
型號： LAN91C96(100QFP)
英文描述： LAN Node Controller
中文描述： 網(wǎng)絡節(jié)點控制器
文件頁數(shù)： 26/55頁
文件大小： 482K
代理商： LAN91C96(100QFP)
FEAST Fast Ethernet Controller
for PCMCIA and Generic 16-Bit Applications
SMSC DS – LAN91C110 REV. B
Page 26
Rev. 09/05/02
Note 1:
Bits N2,N1,N0 bits are ignored by the LAN91C110 but should be used for command 0 to preserve software
compatibility with the LAN91C92 and future devices. They should be zero for all other commands.
Note 2:
When using the RESET TX FIFOS command, the CPU is responsible for releasing the memory associated with
outstanding packets, or re-enqueuing them. Packet numbers in the completion FIFO can be read via the FIFO
ports register before issuing the command.
Note 3:
MMU commands releasing memory (commands 4 and 5) should only be issued if the corresponding packet
number has memory allocated to it.
COMMAND SEQUENCING
A second allocate command (command 1) should not be issued until the present one has completed. Completion is
determined by reading the FAILED bit of the allocation result register or through the allocation interrupt.
A second release command (commands 4, 5) should not be issued if the previous one is still being processed. The BUSY
bit indicates that a release command is in progress. After issuing command 5, the contents of the PNR should not be
changed until BUSY goes low. After issuing command 4, command 3 should not be issued until BUSY goes low.
BUSY BIT - Readable at bit 0 of the MMU command register address. When set indicates that MMU is still processing a
release command. When clear, MMU has already completed last release command. BUSY and FAILED bits are set upon
the trailing edge of command.
BANK 2
OFFSET
NAME
2
PACKET NUMBER REGISTER
TYPE
SYMBOL
PNR
READ/WRITE
Reserved
Reserved
PACKET NUMBER AT TX AREA
0
0
0
0
0
0
0
0
PACKET NUMBER AT TX AREA - The value written into this register determines which packet number is accessible
through the TX area. Some MMU commands use the number stored in this register as the packet number parameter. This
register is cleared by a RESET or a RESET MMU Command.
OFFSET
NAME
3
ALLOCATION RESULT REGISTER
This register is updated upon an ALLOCATE MEMORY MMU command.
TYPE
SYMBOL
ARR
READ ONLY
FAILED
Reserved
ALLOCATED PACKET NUMBER
1
0
0
0
0
0
0
0
FAILED - A zero indicates a successful allocation completion. If the allocation fails the bit is set and only cleared when the
pending allocation is satisfied. Defaults high upon reset and reset MMU command. For polling purposes, the ALLOC_INT
in the Interrupt Status Register should be used because it is synchronized to the read operation. Sequence:
相關PDF資料
PDF描述
LAN91C95 LAN Node Controller
LAN91C100FD(208TQFP) LAN Node Controller
LAN91C100FD(208PQFP) LAN Node Controller
LAN91C94 ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
LAN91C110TQFP FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS
相關代理商/技術參數(shù)
參數(shù)描述
LAN91C96I 制造商:SMSC 制造商全稱:SMSC 功能描述:NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER
LAN91C96I_07 制造商:SMSC 制造商全稱:SMSC 功能描述:Non-PCI Single-Chip Full Duplex Ethernet Controller
LAN91C96IMS 制造商:Microchip Technology Inc 功能描述:
LAN91C96I-MS 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
LAN91C96I-MU 功能描述:以太網(wǎng) IC Non-PCI 10 Mbps Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*