- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358742 > LAN91C100FD(208TQFP) LAN Node Controller PDF資料下載
參數(shù)資料
| 型號： | LAN91C100FD(208TQFP) |
| 英文描述： | LAN Node Controller |
| 中文描述： | 網(wǎng)絡(luò)節(jié)點控制器 |
| 文件頁數(shù)： | 29/55頁 |
| 文件大?。?/td> | 482K |
| 代理商： | LAN91C100FD(208TQFP) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
FEAST Fast Ethernet Controller
for PCMCIA and Generic 16-Bit Applications
SMSC DS – LAN91C110 REV. B
Page 29
Rev. 09/05/02
DATA REGISTER - Used to read or write the data buffer byte/word presently addressed by the pointer register.
This register is mapped into two uni-directional FIFOs that allow moving words to and from the LAN91C110 regardless of
whether the pointer address is even, odd or dword aligned. Data goes through the write FIFO into memory, and is pre-
fetched from memory into the read FIFO. If byte accesses are used, the appropriate (next) byte can be accessed through
the Data Low or Data High registers. The order to and from the FIFO is preserved. Byte word accesses can be mixed on
the fly in any order.
This register is mapped into two consecutive word locations. The DATA register is accessible at any address in the 8
through Ah range, while the number of bytes being transferred is determined by A1 and nBE0-nBE. The FIFOs are 12
bytes each.
BANK 2
OFFSET
NAME
C
INTERRUPT STATUS REGISTER
TYPE
SYMBOL
IST
READ ONLY
ERCV INT
EPH INT
RX_OVRN
INT
ALLOC
INT
TX
EMPTY
INT
TX INT
RCV INT
0
0
0
0
0
1
0
0
OFFSET
C
NAME
TYPE
WRITE ONLY
SYMBOL
ACK
INTERRUPT ACKNOWLEDGE
REGISTER
ERCV INT
RX_OVRN
INT
TX
EMPTY
INT
TX INT
OFFSET
D
NAME
TYPE
SYMBOL
MSK
INTERRUPT MASK REGISTER
READ/WRITE
ERCV
INT
MASK
EPH INT
MASK
RX_OVRN
INT
MASK
ALLOC
INT
MASK
TX
EMPTY
INT
MASK
TX INT
MASK
RCV INT
MASK
0
0
0
0
0
0
0
0
This register can be read and written as a word or as two individual bytes.
The Interrupt Mask Register bits enable the appropriate bits when high and disable them when low. A MASK bit being set
will cause a hardware interrupt.
Note
: The Bit 7 mask must never be written high (1).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN91C100FD(208PQFP) | LAN Node Controller |
| LAN91C94 | ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM |
| LAN91C110TQFP | FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS |
| LAN91C96I | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
| LAN91C96I-MS | NON-PCI SINGLE-CHIP FULL DUPLES ETHERNET CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN91C100FDQFP | 制造商:Rochester Electronics LLC 功能描述: 制造商:SMSC 功能描述: |
| LAN91C100FDREVB | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| LAN91C100FDREVD | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST FAST ETHERNET CONTROLLER WITH FULL DUPLEX CAPABILITY |
| LAN91C100-FD-SS | 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability |
| LAN91C100FD-SS | 功能描述:以太網(wǎng) IC Non-PCI 10/100 Ethernet MAC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。