- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358741 > LAN83C180 (STANDARD MICROSYSTEMS CORP) 10/100 FAST ETHERNET PHY TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | LAN83C180 |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類(lèi)： | 網(wǎng)絡(luò)接口 |
| 英文描述： | 10/100 FAST ETHERNET PHY TRANSCEIVER |
| 中文描述： | DATACOM, ETHERNET TRANSCEIVER, PQFP64 |
| 封裝： | 10 X 10 MM, 1 MM HEIGHT, PLASTIC, TQFP-64 |
| 文件頁(yè)數(shù)： | 13/22頁(yè) |
| 文件大?。?/td> | 166K |
| 代理商： | LAN83C180 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)
SMSC DS – LAN83C180
Page 13
Rev. 08/24/2001
MANAGEMENT
MAC Access to PHY Management Registers
The interface to these registers is via the MDC and MDIO signals. The address of the LAN83C180 is
specified by the PA<4:0> static inputs. The MD command is issued by the MAC and can be read or write:
COMMAND
READ
PREAMBLE
32 Bits of 1
START
DATA
01b
OP
CODE
10b
PHY
ADDRESS
5 Bits
REG
NUMBER
5 Bits
TA
Z0b
DATA
16 bit from
PHY
16 bit from
MAC
WRITE
32 Bits of 1
01b
01b
5 Bits
5 Bits
10b
RESISTER SET
The following register set is implemented in the LAN83C180 device. Each of the registers is accessible to the MAC
at the specified offset. The bit types in the bit description tables follow the following convention:
SC = Self clear
RO = Read only
RW = Read or write
LL = Latch low until register read
LH = Latch high until register read
Res = Reserved
Reg 0 - Control Register
BIT
15
BIT NAME
Reset
DESCRIPTION
DEFAULT
0
TYPE
RW
SC
RW
1 = PHY reset
0 = Normal operation
1 = Loopback mode active
0 = Normal operation
1 = 100 Mbps
0 = 10 Mbps
1 = Enable ANEG process
0 = Disable ANEG process
1 = Power down active
0 = Normal operation
1 = Isolation in process
0 = Normal operation
1 = Restart the ANEG process
0 = Normal operation
1= Full Duplex mode
0 = Half duplex mode
1 = Collision test active
0 = Normal operation
Write as 0; ignore on read
14
Loopback
0
13
Speed Selection
1
RW
12
ANEG Enable
1
RW
11
Power Down
0
RW
10
Isolation
0
RW
9
Restart ANEG
0
RW
SC
RW
8
Duplex Selection
1
7
Collision Test
0
RW
6:0
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAN83C185 | HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER |
| LAN83C183-JD | FAST ETHERNET PHYSICAL LAYER DEVICE |
| LAN83C180TQFP | 10/100 FAST ETHERNET PHY TRANSCEIVER |
| LAN83C183 | FAST ETHERNET PHYSICAL LAYER DEVICE |
| LAN83C185-JD | HIGH PERFORMANCE SINGLE CHIP LOW POWER 10/100 ETHERNET PHYSICAL LAYER TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAN83C180_01 | 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver |
| LAN83C180TQFP | 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:10/100 Fast Ethernet PHY Transceiver |
| LAN83C183 | 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:FAST ETHERNET PHYSICAL LAYER DEVICE |
| LAN83C183-JD | 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:FAST ETHERNET PHYSICAL LAYER DEVICE |
| LAN83C185 | 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。