- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19790 > LAMXO640E-3FTN256E (Lattice Semiconductor Corporation)IC FPGA 640LUTS 256TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LAMXO640E-3FTN256E |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 17/77頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA 640LUTS 256TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | LA-MachXO |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 4.9ns |
| 電壓電源 - 內(nèi)部： | 1.14 V ~ 1.26 V |
| 宏單元數(shù)： | 320 |
| 輸入/輸出數(shù)： | 159 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-FTBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
2-21
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
with the rest of the system. These capabilities make the LA-MachXO ideal for many multiple power supply and
hot-swap applications.
Sleep Mode
The LA-MachXO “C” devices (VCC = 1.8/2.5/3.3V) have a sleep mode that allows standby current to be reduced
dramatically during periods of system inactivity. Entry and exit to Sleep mode is controlled by the SLEEPN pin.
During Sleep mode, the logic is non-operational, registers and EBR contents are not maintained, and I/Os are tri-
stated. Do not enter Sleep mode during device programming or conguration operation. In Sleep mode, power sup-
plies are in their normal operating range, eliminating the need for external switching of power supplies. Table 2-11
compares the characteristics of Normal, Off and Sleep modes.
Table 2-11. Characteristics of Normal, Off and Sleep Modes
SLEEPN Pin Characteristics
The SLEEPN pin behaves as an LVCMOS input with the voltage standard appropriate to the VCC supply for the
device. This pin also has a weak pull-up, along with a Schmidt trigger and glitch lter to prevent false triggering. An
external pull-up to VCC is recommended when Sleep Mode is not used to ensure the device stays in normal oper-
ation mode. Typically, the device enters sleep mode several hundred nanoseconds after SLEEPN is held at a valid
low and restarts normal operation as specied in the Sleep Mode Timing table. The AC and DC specications por-
tion of this data sheet shows a detailed timing diagram.
Oscillator
Every LA-MachXO device has an internal CMOS oscillator. The oscillator can be routed as an input clock to the
clock tree or to general routing resources. The oscillator frequency can be divided by internal logic. There is a ded-
icated programming bit to enable/disable the oscillator. The oscillator frequency ranges from 16MHz to 26MHz.
Conguration and Testing
The following section describes the conguration and testing features of the LA-MachXO automotive family of
devices.
IEEE 1149.1-Compliant Boundary Scan Testability
All LA-MachXO devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test
access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a
serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to
be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verication. The test
access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port shares its power supply with
one of the VCCIO Banks (LA-MachXO256: VCCIO1; LA-MachXO640: VCCIO2; LA-MachXO1200 and LA-
MachXO2280: VCCIO5) and can operate with LVCMOS3.3, 2.5, 1.8, 1.5, and 1.2 standards.
For more details on boundary scan test, please see information regarding additional technical documentation at
the end of this data sheet.
Characteristic
Normal
Off
Sleep
SLEEPN Pin
High
—
Low
Static Icc
Typical <10mA
0
Typical <100uA
I/O Leakage
<10A
<1mA
<10A
Power Supplies VCC/VCCIO/VCCAUX
Normal Range
0
Normal Range
Logic Operation
User Dened
Non Operational
Non operational
I/O Operation
User Dened
Tri-state
JTAG and Programming circuitry
Operational
Non-operational
EBR Contents and Registers
Maintained
Non-maintained
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LAMXO640C-3FTN256E | IC FPGA 640LUTS 256TQFP |
| TAP475M016SRW | CAP TANT 4.7UF 16V 20% RADIAL |
| MIC5237-3.3BU | IC REG LDO 3.3V .5A TO263 |
| LCMXO1200E-5M132C | IC PLD 1200LUTS 101I/O 132-BGA |
| MAX5900LAEUT+T | IC HOT-SWAP CONTROLLER SOT23-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LAMXO640E-3TN100E | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO640E RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LAMXO640E-3TN144E | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO640E RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LAMXO640LUTSC-3FTN256E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3FTN324E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO640LUTSC-3TN100E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。