- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377595 > L4C383 (Logic Devices Incorporated) 16-bit Cascadable ALU (Extended Set) PDF資料下載
參數(shù)資料
| 型號： | L4C383 |
| 廠商： | Logic Devices Incorporated |
| 英文描述： | 16-bit Cascadable ALU (Extended Set) |
| 中文描述： | 16位ALU的級聯(lián)（擴展集） |
| 文件頁數(shù)： | 2/11頁 |
| 文件大?。?/td> | 83K |
| 代理商： | L4C383 |
DEVICES INCORPORATED
L4C383
16-bit Cascadable ALU (Extended Set)
Arithmetic Logic Units
08/16/2000–LDS.383-E
2
OUTPUT REGISTER
The output of the ALU drives the input of
a 16-bit register. This rising-edge-
triggered register is clocked by the same
clock as the input registers. When the
ENF control is LOW, data from the ALU
will be clocked into the output register.
By disabling the output register, interme-
diate results can be held while loading
new input operands. Three-state drivers
controlled by the OE input allow the
L4C383 to be configured in a single
bidirectional bus system.
The output register can be bypassed by
asserting the FTF control signal (FTF =
HIGH). When the FTF control is asserted,
output data is routed around the output
register, however, it continues to function
normally via the ENF control. The
contents of the output register will again
be available on the output pins if FTF is
released.
CASCADING THE L4C383
Cascading the L4C383 to 32 bits is
accomplished simply by connecting the
C
16
output of the least significant slice to
the C
0
input of the most sig-nificant slice.
The S
4
-S
0
, ENA, ENB, and ENF lines are
When the FTAB control is asserted
(FTAB = HIGH), data is routed
around the A and B input registers;
however, they continue to function
normally via the ENA and ENB
controls. The contents of the input
registers will again be available to the
ALU if the FTAB control is released.
S
4
-S
0
FUNCTION
00000
A + B + C
0
00001
A OR B
00010
A + B + C
0
00011
A + B + C
0
00100
A + C
0
00101
A OR F
00110
A
–
1 + C
0
00111
A + C
0
01000
A + F + C
0
01001
A OR F
01010
A + F + C
0
01011
A + F + C
0
01100
F + B + C
0
01101
A OR B
01110
F + B + C
0
01111
F + B + C
0
10000
A XOR B
10001
A AND B
10010
A AND B
10011
A XNOR B
10100
A XOR F
10101
A AND F
10110
A AND F
10111
ALL 1's + C
0
11000
B + C
0
11001
A AND B
11010
B + C
0
11011
B
–
1 + C
0
11100
F + C
0
11101
A OR B
11110
F
–
1 + C
0
11111
F + C
0
T
ABLE
1.
A
LU
F
UNCTIONS
Bit Carry Generate
Bit Carry Propagate = p
i
= A
i
+ B
i
= g
i
= A
i
B
i
for i = 0 ... 15
for i = 0 ... 15
P
0
= p
0
P
i
= p
i
(P
i–1
)
for i = 1 ... 15
and
G
0
= g
0
G
i
= g
i
+ p
i
(G
i–1
)
C
i
= G
i–1
+ P
i–1
(C
0
)
for i = 1 ... 15
for i = 1 ... 15
then
C
16
OVF = C
15
XOR C
16
Zero = All Output Bits Equal Zero
N = Sign Bit of ALU Operation
= G
15
+ P
15
C
0
T
ABLE
2.
ALU S
TATUS
F
LAGS
common to both devices. The Zero output
flags should be logically ANDed to
produce the Zero flag for the 32-bit result.
The OVF and C
16
outputs of the most
significant slice are valid for the 32-bit
result.
Propagation delay calculations for this
configuration require two steps: First
determine the propagation delay from the
input of interest to the C
16
output of the
lower slice. Add this number to the delay
from the C
0
input of the upper slice to the
output of interest (of the C
0
setup time, if
the F register is used). The sum gives the
overall input-to-output delay (or setup
time) for the 32-bit configuration. This
method gives a conservative result, since
the C
16
output is very lightly loaded.
Formulas for calculation of all critical
delays for a 32-bit system are shown in
Figures 4A through 4D.
Cascading to greater than 32 bits can be
accomplished by simply connecting the
C
16
output of each slice to the C
0
input of
the next more significant slice.
Propagation delays are calculated as
for the 32-bit case, except that the C
0
to C
16
delays for all intermediate slices
must be added to the overall delay for
each path.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L514-G | MR11 and MR16 Halogen Lamps with Gold Coated Reflectors |
| L515-G | MR11 and MR16 Halogen Lamps with Gold Coated Reflectors |
| L517A-G | MR11 and MR16 Halogen Lamps with Gold Coated Reflectors |
| L519-G | MR11 and MR16 Halogen Lamps with Gold Coated Reflectors |
| L521-G | MR11 and MR16 Halogen Lamps with Gold Coated Reflectors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L4C383GC15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
| L4C383GC20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
| L4C383GC26 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
| L4C383GC40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
| L4C383GC55 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed Point ALU |
發(fā)布緊急采購，3分鐘左右您將得到回復。