參數(shù)資料
| 型號： | KSZ8051MNL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 57/59頁 |
| 文件大?。?/td> | 0K |
| 描述： | TXRX PHY 10/T100 3.3V MII 32-QFN |
| 標準包裝： | 640 |
| 類型： | PHY 收發(fā)器 |
| 驅動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | MII |
| 電源電壓： | 1.8V，2.5V，3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 32-QFN（5x5） |
| 包裝： | 托盤 |
| 配用： | 576-3865-ND - BOARD EVALUATION FOR KSZ8051MNL |
| 其它名稱： | 576-3732 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
7
M9999-070910-1.0
List of Figures
Figure 1. Auto-Negotiation Flow Chart................................................................................................................................. 21
Figure 2. KSZ8051MNL MII Interface .................................................................................................................................. 23
Figure 3. KSZ8051RNL RMII Interface (25MHz Clock Mode) ............................................................................................ 26
Figure 4. KSZ8051RNL RMII Interface (50MHz Clock Mode) ............................................................................................ 26
Figure 5. KSZ8051MNL/RNL and KSZ8041FTL Back-to-Back Media Converter ............................................................... 27
Figure 6. Typical Straight Cable Connection ....................................................................................................................... 29
Figure 7. Typical Crossover Cable Connection ................................................................................................................... 30
Figure 8. KSZ8051MNL/RNL Power and Ground Connections........................................................................................... 33
Figure 9. MII SQE Timing (10Base-T) ................................................................................................................................. 46
Figure 10. MII Transmit Timing (10Base-T) ......................................................................................................................... 47
Figure 11. MII Receive Timing (10Base-T) .......................................................................................................................... 48
Figure 12. MII Transmit Timing (100Base-TX)..................................................................................................................... 49
Figure 13. MII Receive Timing (100Base-TX)...................................................................................................................... 50
Figure 14. RMII Timing – Data Received from RMII............................................................................................................ 51
Figure 15. RMII Timing – Data Input to RMII ....................................................................................................................... 51
Figure 16. Auto-Negotiation Fast Link Pulse (FLP) Timing ................................................................................................. 52
Figure 17. MDC/MDIO Timing.............................................................................................................................................. 53
Figure 18. Reset Timing....................................................................................................................................................... 54
Figure 19. Recommended Reset Circuit.............................................................................................................................. 55
Figure 20. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output...................................................... 55
Figure 21. Reference Circuits for LED Strapping Pins......................................................................................................... 56
Figure 22. 25MHz Crystal / Oscillator Reference Clock Connection ................................................................................... 57
Figure 23. 50MHz Oscillator Reference Clock Connection ................................................................................................. 58
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2V1-MX-F2 | CONVERTER MOD DC/DC 12V 75W |
| SY897132LKY | IC LINK REPLICATOR 28TSSOP |
| SP483CS-L | IC TXRX RS485 HALF DUPLEX 8PDIP |
| MS27497P20F41P | CONN RCPT 41POS WALL MNT W/PINS |
| MS3116P22-21S | CONN PLUG 21POS STRAIGHT W/SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8051MNL TR | 功能描述:以太網 IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver w/ MII Support (32-QFN) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8051MNL-EVAL | 功能描述:以太網開發(fā)工具 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver w/ MII Support (32-QFN) - Evaluation Board RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8051MNLI | 功能描述:TXRX PHY 10/T100 3.3V 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KSZ8051MNLI TR | 功能描述:以太網 IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with MII support (32-QFN, Industrial Grade) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8051MNLITR | 制造商:Micrel 功能描述:Ethernet TXRX PHY 10 T100 3.3V 32 QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復。