參數資料
型號: KS8995MAI
廠商: Micrel Inc
文件頁數: 21/73頁
文件大小: 0K
描述: IC SWITCH 10/100 5PORT 128PQFP
標準包裝: 66
系列: *
類型: *
應用: *
安裝類型: 表面貼裝
封裝/外殼: 128-BFQFP
供應商設備封裝: 128-PQFP(14x20)
包裝: 散裝
配用: 576-1017-ND - BOARD EVAL EXPERIMENT KS8995M
其它名稱: 576-1019
KS8995MA
Micrel, Inc.
M9999-051305
28
May 2005
The MII-P5 interface operates in PHY mode only, while the MII-SW interface operates in either MAC mode or PHY mode. These
interfaces are nibble-wide data interfaces and therefore run at 1/4 the network bit rate (not encoded). Additional signals on the
transmit side indicate when data is valid or when an error occurs during transmission. Likewise, the receive side has indicators
that convey when the data is valid and without physical layer errors. For half-duplex operation there is a signal that indicates
a collision has occurred during transmission.
Note that the signal MRXER is not provided on the MII-SW interface for PHY mode operation and the signal MTXER is not
provided on the MII-SW interface for MAC mode operation. Normally MRXER would indicate a receive error coming from the
physical layer device. MTXER would indicate a transmit error from the MAC device. These signals are not appropriate for this
configuration. For PHY mode operation, if the device interfacing with the KS8995MA has an MRXER pin, it should be tied low.
For MAC mode operation, if the device interfacing with the KS8995MA has an MTXER pin, it should be tied low.
SNI Interface Operation
The serial network interface (SNI) is compatible with some controllers used for network layer protocol processing. This interface
can be directly connected to these types of devices. The signals are divided into two groups, one for transmission and the other
for reception. The signals involved are described in Table 3.
SNI Signal
Description
KS8995MA Signal
TXEN
Transmit enable
SMTXEN
TXD
Serial transmit data
SMTXD[0]
TXC
Transmit clock
SMTXC
COL
Collision detection
SCOL
CRS
Carrier sense
SMRXDV
RXD
Serial receive data
SMRXD[0]
RXC
Receive clock
SMRXC
Table 3. SNI Signals
This interface is a bit-wide data interface and therefore runs at the network bit rate (not encoded). An additional signal on the
transmit side indicates when data is valid. Likewise, the receive side also has an indicator that shows if the data it is receiving
is valid.
For half-duplex operation, there is a signal that indicates if a collision has occurred during transmission.
Advanced Functionality
Spanning Tree Support
Port 5 is the designated port for spanning tree support.
The other ports (port 1 – port 4) can be configured in one of the five spanning tree states via “transmit enable,” “receive enable,”
and “l(fā)earning disable” register settings in Registers 18, 34, 50, and 66 for ports 1, 2, 3, and 4, respectively. The following
description shows the port setting and software actions taken for each of the five spanning tree states.
Disable state: the port should not forward or receive any packets. Learning is disabled.
Port setting: "transmit enable = 0, receive enable = 0, learning disable = 1."
Software action: the processor should not send any packets to the port. The switch may still send specific packets to the
processor (packets that match some entries in the static table with “overriding bit” set) and the processor should discard those
packets. Note: processor is connected to port 5 via MII interface. Address learning is disabled on the port in this state.
Blocking state: only packets to the processor are forwarded. Learning is disabled.
Port setting: "transmit enable = 0, receive enable = 0, learning disable = 1"
Software action: the processor should not send any packets to the port(s) in this state. The processor should program the
“Static MAC table” with the entries that it needs to receive (e.g., BPDU packets). The “overriding” bit should also be set so that
the switch will forward those specific packets to the processor. Address learning is disabled on the port in this state.
Listening state: only packets to and from the processor are forwarded. Learning is disabled.
Port setting: "transmit enable = 0, receive enable = 0, learning disable = 1."
Software action: The processor should program the static MAC table with the entries that it needs to receive (e.g. BPDU
packets). The “overriding” bit should be set so that the switch will forward those specific packets to the processor. The processor
may send packets to the port(s) in this state, see “Special Tagging Mode” section for details. Address learning is disabled on
the port in this state.
相關PDF資料
PDF描述
KS8995MI IC SWITCH 10/100 5PORT 128PQFP
KS8995XA IC SWITCH 10/100 5PORT 128PQFP
KS8997 IC SWITCH 10/100 8PORT 128PQFP
KS8999I IC SWITCH 9-PORT 10/100 208-PQFP
KSZ8001LI TR IC TXRX PHY 10/100 3.3V 48LQFP
相關代理商/技術參數
參數描述
KS8995MAL 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
KS8995M-EVAL 功能描述:BOARD EVAL EXPERIMENT KS8995M RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8995MI 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
KS8995X 功能描述:IC SWITCH 10/100 5PORT 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:調幀器 應用:數據傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應商設備封裝:400-PBGA(27x27) 包裝:散裝
KS8995X_04 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:Integrated 5-Port 10/100 QoS Switch