參數資料
| 型號： | KS8721BL |
| 廠商： | Micrel Inc |
| 文件頁數： | 5/35頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX PHY 10/100 3.3V 48LQFP |
| 標準包裝： | 250 |
| 類型： | 收發(fā)器 |
| 驅動器/接收器數： | 1/1 |
| 規(guī)程： | MII，RMII |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應商設備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 配用： | 576-1007-ND - BOARD EVAL EXPERIMENT KS8721BL |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Micrel, Inc.
KS8721BL/SL
June 2009
13
M9999-062509-1.3
receive clock is recovered from the line while carrier is active, and operates from the master input clock when the line is
idle. The KS8721BL/SL synchronizes the receive data and control signals on the falling edge of RXC in order to
stabilize the signals at the rising edge of the clock with 10ns setup and hold times.
Transmit Enable
The MAC must assert TXEN at the same time as the rst nibble of the preamble, and de-assert TXEN after the last bit
of the packet.
Receive Data Valid
The KS8721BL/SL asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine
timing changes in the following way:
For 100BASE-TX links with the MII in 4B mode, RXDV is asserted from the rst nibble of the preamble to the
last nibble of the data packet.
For 10BASE-T links, the entire preamble is truncated. RXDV is asserted with the rst nibble of the SFD “5D”
and remains asserted until the end of the packet.
Error Signals
Whenever the KS8721BL/SL receives an error symbol from the network, it asserts RXER and drives “1110” (4B) on the
RXD pins. When the MAC asserts TXER, the KS8721BL/SL will drive “H” symbols (a Transmit Error dened in the IEEE
802.3 4B/5B code group) out on the line to force signaling errors.
Carrier Sense (CRS)
For 100BASE-TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS). An
end-of-stream delimiter, or /T/R symbol pair, causes de-assertion of CRS. The PMA layer will also de-assert CRS if
IDLE symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-
asserted. For 10BASE-T links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of
an end-of-frame (EOF) marker.
Collision
Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, the KS8721BL/SL
asserts its collision signal, which is asynchronous to any clock.
RMII (Reduced MII) Data Interface
RMII interface species a low-pin count, Reduced Media Independent Interface (RMII) intended for use between
Ethernet PHYs and Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].
This interface has the following characteristics:
It is capable of supporting 10Mbps and 100Mbps data rates.
A single clock reference is sourced from the MAC to PHY (or from an external source).
It provides independent 2-bit wide (di-bit) transmit and receive data paths.
It uses TTL signal levels compatible with common digital CMOS ASIC processes.
RMII Signal Denition
Signal Name
Direction
(w/respect to the PHY)
Direction
(w/respect to the MAC)
Use
REF_CLK
Input
Input or Output
Synchronous clock reference for receive, transmit and
control interface
CRS_DV
Output
Input
Carrier Sense/Receive Data Valid
RXD[1:0]
Output
Input
Receive Data
TX_EN
Input
Output
Transmit Enable
TXD[1:0]
Input
Output
Transmit Data
RX_ER
Output
Input (Not Required)
Receive Error
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J5J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
| VI-J4H-MW-B1 | CONVERTER MOD DC/DC 52V 100W |
| VI-21V-IW-B1 | CONVERTER MOD DC/DC 5.8V 100W |
| VI-J5J-MX-F1 | CONVERTER MOD DC/DC 36V 75W |
| VE-B1Y-IU-B1 | CONVERTER MOD DC/DC 3.3V 132W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| KS8721BL A4 | 制造商:Micrel Inc 功能描述:PHY 1-CH 10Mbps/100Mbps 48-Pin LQFP |
| KS8721BL TR | 功能描述:IC TXRX PHY 10/100 3.3V 48LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅動器/接收器數:1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KS8721BL_11 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V Single Power Supply 10/100BASE-TX/FX MII Physical Layer Transceiver |
| KS8721BLA4 | 功能描述:TXRX 10/100 3.3V 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅動器/接收器數:1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KS8721BLA4 TR | 功能描述:TXRX 10/100 3.3V 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅動器/接收器數:1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。