- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3988 > KMPC8560CVT667JB (Freescale Semiconductor)IC MPU POWERQUICC III 783-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | KMPC8560CVT667JB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 6/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC III 783-FCPBGA |
| 標(biāo)準(zhǔn)包裝： | 2 |
| 系列： | MPC85xx |
| 處理器類型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 667MHz |
| 電壓： | 1.2V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 784-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
14
MPC8560 PowerQUICC III
MOTOROLA
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
e500 Coherency Module (ECM)
— Locks for the entire cache may be set and cleared by accesses to memory-mapped control
registers
3.3.1
On-Chip Memory as Memory-Mapped SRAM
When the on-chip memory is configured as an SRAM, the 256 Kbytes of memory can be configured to
reside at any aligned location in the memory map. It is byte-accessible and fully ECC-protected, using
read-modify-write transactions for sub-cacheline transactions. I/O devices can access the SRAM by
marking transactions global so that they are directed to the CCB.
3.3.2
On-Chip Memory as L2 Cache
The MPC8560 on-chip memory arrays include a 256-Kbyte data array, an address tag array, and a status
array.
The data array is organized as 1024 sets of 8 cache lines. Each cache line size is 32 bytes. The replacement
policy in each eight-way set is governed by a pseudo-LRU algorithm. The data is protected with ECC, and
the tag array is protected by parity.
The L2 cache tags are non-blocking for efficient load/store and snooping operations. The L2 cache can be
accessed internally while a load miss is pending (allowing hits under misses). Subsequent to a load miss
updating the memory, loads or stores can occur to that line on the very next cycle.
The L2 status array maintains status bits for each line to determine the status of the line. Different
combinations of these bits result in different L2 states. Note that because the cache is always write-through,
there is no modified state. The status bits include the following:
V—Valid
IL—Instruction locked
DL—Data locked
All accesses to the L2 memory are fully pipelined so back-to-back loads and stores can have single-cycle
throughput.
The cache can be configured to allocate instructions-only, data-only, or both. It can also be configured to
allocate global I/O writes that correspond to a programmable address window or that use a special
transaction type (stashing). In this way, DMA engines or I/O devices can force data into the cache.
Line locks can be set in a variety of ways. The Book E architecture defines instructions that explicitly set
and clear locks in the L2. These instructions are supported by the core complex and the L2 controller. In
addition, the L2 controller can be configured to lock all lines that fall into either of two specified address
ranges when the line is allocated. Finally, the entire cache can be locked by writing to a configuration
register in the L2 cache controller.
The status array tracks line locks as either instruction locks or data locks for each line, and the status array
supports flash clearing of all instruction locks or data locks separately by writes to configuration registers
in the L2 controller.
3.4
e500 Coherency Module (ECM)
The e500 coherency module (ECM) provides a mechanism for I/O-initiated transactions to snoop the bus
between the e500 core and the integrated L2 cache in order to maintain coherency across local cacheable
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMPC8560CPX667JB | IC MPU POWERQUICC III 783-FCPBGA |
| KMPC855TZQ80D4 | IC MPU POWERQUICC 80MHZ 357-PBGA |
| XC4085XL-3BG432I | IC FPGA I-TEMP 3.3V 3SPD 432MBGA |
| IDT7038L20PF | IC SRAM 1.125MBIT 20NS 100TQFP |
| KMPC860DECZQ50D4 | IC MPU POWERQUICC 50MHZ 357-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMPC8560PX667JB | 功能描述:電源管理IC開發(fā)工具 32-BIT CMOS 667MHz RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| KMPC8560PX667LB | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560PX667LC | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560PX833LB | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8560PX833LC | 功能描述:微處理器 - MPU PQ 3 8560-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。