- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3989 > KMPC8540VTAQFB (Freescale Semiconductor)IC MPU PWRQUICC 783-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | KMPC8540VTAQFB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 3/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU PWRQUICC 783-FCPBGA |
| 標(biāo)準包裝： | 2 |
| 系列： | MPC85xx |
| 處理器類型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 1.0GHz |
| 電壓： | 1.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 784-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
Freescale Semiconductor
11
MPC8540 Architecture Overview
3.2 On-Chip Memory Unit
The MPC8540 contains an internal 256-Kbyte memory array that can be configured as memory-mapped SRAM or
as a look-aside L2 cache. The array can also be divided into two 128-Kbyte arrays, one of which may be used as
cache and the other as SRAM.
The memory controller for this array connects to the core complex bus (CCB) and communicates through 128-bit
read and write buses to the e500 core and the MPC8540 system logic.
The on-chip memory unit contains:
256 Kbytes of on-chip memory
— L2 cache partitioning is configurable
– Can act as a 256-Kbyte L2 cache
–256-Kbyte array organized as 1024 eight-way sets of 32-byte cache lines
– Array can be partitioned into 128-Kbyte L2 cache and 128-Kbyte memory mapped SRAM
– Can act as two 128-Kbyte memory-mapped SRAM arrays or a 256-Kbyte SRAM region
— SRAM operation is byte-accessible
— Data ECC on 64-bit boundaries (single-error correction, double-error detection)
— Tag parity (1 bit covering all tag bits)
— Cache mode supports instruction caching, data caching, or both
— External masters can force data to be allocated into the cache through programmed memory ranges or
special transaction types
— Separate locking for instructions and data so that locks can be set and cleared separately
— Supports locking the entire cache or selected lines
– Individual line locks are set and cleared through core-initiated instructions, by external reads or
writes, or by accesses to programmed memory ranges
— Flash clearing done through writes to L2 configuration registers
— Locks for the entire cache may be set and cleared by accesses to memory-mapped control registers
3.2.1 On-Chip Memory as Memory-Mapped SRAM
When the on-chip memory is configured as an SRAM, the 256 Kbytes of memory can be configured to reside at any
aligned location in the memory map. It is byte-accessible and fully ECC-protected, using read-modify-write
transactions for sub-cacheline transactions. I/O devices can access the SRAM by marking transactions global so that
they are directed to the CCB.
3.2.2 On-Chip Memory as L2 Cache
The MPC8540 on-chip memory arrays include a 256-Kbyte data array, an address tag array, and a status array.
The data array is organized as 1024 sets of 8 cache lines. Each cache line size is 32 bytes. The replacement policy
in each eight-way set is governed by a pseudo-LRU algorithm. The data is protected with ECC, and the tag array is
protected by parity.
The L2 cache tags are non-blocking for efficient load/store and snooping operations. The L2 cache can be accessed
internally while a load miss is pending (allowing hits under misses). Subsequent to a load miss updating the memory,
loads or stores can occur to that line on the very next cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMPC8540VT833LB | IC MPU PWRQUICC 783-FCPBGA |
| IDT709099L7PF | IC SRAM 1MBIT 7NS 100TQFP |
| KMPC8540VT667LC | IC MPU PWRQUICC 783-FCPBGA |
| IDT7016S35G | IC SRAM 144KBIT 35NS 68PGA |
| KMPC8540VT667LB | IC MPU PWRQUICC 783-FCPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMPC8541EPXALF | 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8541EPXAPF | 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8541EPXAQF | 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8541EVTALF | 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| KMPC8541EVTAPF | 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。