參數(shù)資料
型號(hào): KMPC8540VT833LB
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 6/24頁(yè)
文件大?。?/td> 0K
描述: IC MPU PWRQUICC 783-FCPBGA
標(biāo)準(zhǔn)包裝: 2
系列: MPC85xx
處理器類(lèi)型: 32-位 MPC85xx PowerQUICC III
速度: 833MHz
電壓: 1.2V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 784-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤(pán)
MPC8540 PowerQUICC III Integrated Host Processor Product Brief, Rev. 0.1
14
Freescale Semiconductor
MPC8540 Architecture Overview
3.9 10/100 Fast Ethernet Controller
The MPC8540 provides a 10/100 fast Ethernet controller operating at 10 to 100 Mbps as a device debug and
maintenance port. The gigabit three-speed Ethernet controllers (TSECs) are separate from this 10/100 fast Ethernet
controller and are defined and described in Chapter 13, “Three-Speed Ethernet Controllers,” in the MPC8540
Integrated Host Processor Reference Manual.
The 10/100 Ethernet standard supports the IEEE 802.3 Ethernet frame format, backward compatibility for installed
media, and the use of full- or half-duplex CSMA/CD. The Ethernet protocol implements the bottom two layers of
the open systems interconnection (OSI) 7-layer model, that is, the data-link and physical sublayers.
3.10 Local Bus Controller (LBC)
The MPC8540 local bus controller (LBC) port allows connections with a wide variety of external memories, DSPs,
and ASICs. Three separate state machines share the same external pins and can be programmed separately to access
different types of devices. The general-purpose chip select machine (GPCM) controls accesses to asynchronous
devices using a simple handshake protocol. The user programmable machine (UPM) can be programmed to
interface to synchronous devices or custom ASIC interfaces. The SDRAM controller provides access to standard
SDRAM. Each chip select can be configured so that the associated chip interface can be controlled by the GPCM,
UPM, or SDRAM controller. All may exist in the same system.
The GPCM provides a flexible asynchronous interface to SRAM, EPROM, FEPROM, ROM, and other devices such
as asynchronous DSP host interfaces and CAMs. Minimal glue logic is required. Handshake signals can be
configured to transition on fractions of the system clock. The GPCM does not support bursting.
The UPM allows an extremely flexible interface in which the programmer configures each of a set of
general-purpose protocol signals by writing the transition pattern into a memory array. The UPM supports
synchronous and bursting interfaces. It also supports multiplexed addressing so that a simple DRAM interface can
be implemented. The UPM is entirely flexible in order to provide a very high degree of customization with respect
to both asynchronous and burst-synchronous interfaces, which permits glueless or almost glueless connection to
burst SRAM, custom ASIC, and synchronous DSP interfaces.
The LBC provides a synchronous DRAM (SDRAM) machine that supplies the control functions and signals for
glueless connection to JEDEC–compliant SDRAM devices. An internal DLL (delay-locked loop) for bus clock
generation ensures improved data setup margins for board designs. The SDRAM machine can optimize burst
transfers and exploits interleaving to maximize data transfer bandwidth and minimize access latency. Programmable
row and column address multiplexing allows a variety of SDRAM configurations and sizes to be supported without
hardware changes.
3.11 Three-Speed Ethernet Controllers (10/100/1Gb)
The MPC8540 has two on-chip three-speed Ethernet controllers (TSECs). The TSECs incorporate a media access
control sublayer (MAC) that supports 10- and 100-Mbps, and 1-Gbps Ethernet/802.3 networks with MII, GMII,
RGMII, RTBI, and TBI physical interfaces. The TSECs include 2-Kbyte receive and transmit FIFOs, and DMA
functions.
The buffer descriptors are based on the MPC8260 and MPC860T 10/100 programming models.
The MPC8540 TSECs support programmable CRC generation and checking, RMON statistics, and jumbo frames
of up to 9.6 Kbytes. Frame headers and buffer descriptors can be forced into the L2 cache to speed classification or
other frame processing.
相關(guān)PDF資料
PDF描述
IDT709099L7PF IC SRAM 1MBIT 7NS 100TQFP
KMPC8540VT667LC IC MPU PWRQUICC 783-FCPBGA
IDT7016S35G IC SRAM 144KBIT 35NS 68PGA
KMPC8540VT667LB IC MPU PWRQUICC 783-FCPBGA
IDT70V3389S6BF8 IC SRAM 1.125MBIT 6NS 208FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMPC8540VT833LC 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8540VTAQFB 功能描述:微處理器 - MPU PQ 3 8540-DRACOM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8541EPXALF 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8541EPXAPF 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMPC8541EPXAQF 功能描述:微處理器 - MPU PQ 37 LITE 8555E RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324