參數(shù)資料
型號: KMM374F203BK
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 2M x 72 DRAM DIMM(2Mx72 動態(tài) RAM模塊)
中文描述: 200萬× 72的DRAM內(nèi)存(2Mx72動態(tài)內(nèi)存模塊)
文件頁數(shù): 6/20頁
文件大?。?/td> 385K
代理商: KMM374F203BK
DRAM MODULE
KMM374F213BK
KMM374F203BK
NOTES
An initial pause of 200us is required after power-up followed
by any 8 RAS-only or CAS-before-RAS refresh cycles before
proper device operation is achieved.
Input voltage levels are Vih/Vil. V
IH
(min) and V
IL
(max) are
reference levels for measuring timing of input signals. Transi-
tion times are measured between V
IH
(min) and V
IL
(max) and
are assumed to be 5ns for all inputs.
Measured with a load equivalent to 1 TTL loads and 100pF,
Voh=2.0V and Vol=0.8V.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max)
can be met.
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then
access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
t
RCD
(max).
This parameter defines the time at which the output achieves
the open circuit condition and is not referenced to V
OH
or
V
OL
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non-restrictive operating
parameter. They are inclueded in the data sheet as electrical
characteristics only. If
t
WCS
t
WCS
(min), the cycle is an early
write cycle and the data out pin will remain high impedance
for the duration of the cycle.
If
t
CWD
t
CWD
(min),
t
RWD
t
RWD
(min) and
t
AWD
t
AWD
(min),
then the cycle is a read-write cycle and the data output will
contain the data read from the selected address. If neither of
the above contitions are satisfied, the conition of the data out
is indeterminated.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to the CAS leading edge in
early write cycles and to the W leading edge in read-wirte
cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max)
can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then
access time is controlled by
t
AA
.
t
CEZ
(max),
t
REZ
(max),
t
WEZ
(max) and
t
OEZ
(max) define the
time at which the output achieves the open circuit condition
and are not referenced to output voltage level.
If RASgoes to high before CAS high going, the open circuit
condtion of the output is achieved by CAS high going. If CAS
goes to high before RAS high going, the open circuit cond-
tion of the output is achieved by RAS high going.
t
ASC
6ns
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
相關(guān)PDF資料
PDF描述
KMM374F213CK 2M x 72 DRAM DIMM(2Mx72 動態(tài) RAM模塊)
KMM374F203CK 2M x 72 DRAM DIMM(2Mx72 動態(tài) RAM模塊)
KMM374F803BK1 8M x 72 DRAM DIMM(8Mx72 動態(tài) RAM模塊)
KMM375S1620BT 16Mx72 SDRAM DIMM(16M x 72 動態(tài) RAM模塊)
KMM375S6427T 64Mx72 SDRAM DIMM(64Mx72 動態(tài) RAM模塊)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMM374S403CT 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:PC100 SDRAM MODULE
KMM38 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES
KMM39 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES
KMM391M400MCND 制造商:United Chemi-Con 功能描述:SN400X139 UCC S6L9A
KMM4 制造商:TYSEMI 制造商全稱:TY Semiconductor Co., Ltd 功能描述:SILICON PLANAR ZENER DIODES