- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358030 > KM68V1000BLTI-10 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | KM68V1000BLTI-10 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| 中文描述： | 128K的× 8位低功耗和低電壓的CMOS Statinc內(nèi)存 |
| 文件頁(yè)數(shù)： | 8/10頁(yè) |
| 文件大小： | 183K |
| 代理商： | KM68V1000BLTI-10 |
KM68V1000B, KM68U1000B Family
CMOS SRAM
Revision 2.0
March 1998
DATA RETENTION WAVE FORM
CS
1
controlled
V
CC
3.0/2.7V
1)
2.2V
V
DR
CS
1
GND
Data Retention Mode
CS
1
≥
V
CC
- 0.2V
t
SDR
t
RDR
TIMING WAVEFORM OF WRITE CYCLE(3)
(CS
1
Controlled)
Address
CS
1
t
AW
NOTES
(WRITE CYCLE)
1. A write occurs during the overlap of a low CS
1
, a high CS
2
and a low WE. A write begins at the latest transition among CS
1
goes low,
CS
2
going high and WE going low : A write end at the earliest transition among CS
1
going high, CS
2
going low and WE going high,
t
WP
is measured from the begining of write to the end of write.
2. t
CW
is measured from the CS
1
going low or CS
2
going high to the end of write.
3. t
AS
is measured from the address valid to the beginning of write.
4. t
WR
is measured from the end of write to the address change. t
WR(1)
applied in case a write ends as CS
1
or WE going high t
WR(2)
applied in case a write ends as CS
2
going to low.
CS
2
t
CW(2)
WE
Data in
Data Valid
Data out
High-Z
High-Z
t
CW(2)
t
WR(4)
t
WP(1)
t
DW
t
DH
t
AS(3)
t
WC
CS
2
controlled
V
CC
3.0/2.7V
1)
CS
2
0.4V
GND
V
DR
Data Retention Mode
t
SDR
t
RDR
1. 3.0V for KM68V1000B Family , 2.7V for KM68U1000B Family
CS
2
≤
0.2V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM68V1000BLTI-10L | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLRI-10L | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLRI-7 | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLTI-7 | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLRI-7L | 128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM68V1000BLTI-10L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLTI-7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000BLTI-7L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K X 8bit Low Power and Low Voltage CMOS Statinc RAM |
| KM68V1000C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128K x8 bit Low Power and Low Voltage CMOS Static RAM |
| KM68V1000ELG-7L | 制造商:Samsung Semiconductor 功能描述:128K X 8 STANDARD SRAM, 70 ns, PDSO32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。