- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380255 > KK74HC166AN (KODENSHI CORP.) 8-Bit Serial or Parallel-Input/ Serial-Output Shift Register High-Performance Silicon-Gate CMOS PDF資料下載
參數(shù)資料
| 型號(hào)： | KK74HC166AN |
| 廠商： | KODENSHI CORP. |
| 英文描述： | 8-Bit Serial or Parallel-Input/ Serial-Output Shift Register High-Performance Silicon-Gate CMOS |
| 中文描述： | 8位串行或并行輸入/串行輸出移位寄存器高性能硅柵CMOS |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大小： | 211K |
| 代理商： | KK74HC166AN |
TECHNICAL DATA
K K
74HC166A
8-Bit Serial or Parallel-Input/
Serial-Output Shift Register
High-Performance Silicon-Gate CMOS
ORDERING INFORMATION
KK
74HC166AN Plastic
KK
74HC166AD SOIC
T
A
= -55
°
to 125
°
C for all packages
The
KK
74HC166A is identical in pinout to the LS/ALS166. The
device inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LS/ALSTTL outputs.
This device is a parallel-in or serial-in, serial-out shift register with
gated clock inputs and an overriding clear input. The shift/load input
establishes the parallel-in or serial-in mode. When high, this input enables
the serial data input and couples the eight flip-flops for serial shifting
with each clock pulse. Synchronous loading occurs on the next clock
pulse when this is low and the parallel data inputs are enabled. Serial data
flow is inhibited during parallel loading. Clocking is done on the low-to-
high level edge of the clock pulse via a two input positive NOR gate,
which permits one input to be used as a clock enable or clock inhibit
function. Clocking is inhibited when either of the clock inputs are held
high, holding either input low enables the other clock input. This will
allow the system clock to be free running and the register stopped on
command with the other clock input. A change from low-to-high on the
clock inhibit input should only be done when the clock input is high. A
buffered direct clear input overrides all other inputs, including the clock,
andsets all flip-flop to zero.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
μ
A
High Noise Immunity Characteristic of CMOS Devices
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 16 =V
CC
PIN 8 = GND
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KK74HC174A | Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC174AD | Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC174AN | Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC175A | Quad D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC175AD | Replacement for Texas Instruments part number SN74LS37N. Buy from authorized manufacturer Rochester Electronics. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KK74HC174A | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC174AD | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC174AN | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Hex D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC175A | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Quad D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
| KK74HC175AD | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Quad D Flip-Flop with Common Clock and Reset High-Performance Silicon-Gate CMOS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。