
OneNAND1G(KFG1G16Q2M-DEB5)
FLASH MEMORY
114
OneNAND2G(KFH2G16Q2M-DEB5)
OneNAND4G(KFW4G16Q2M-DEB5)
6.12 Warm Reset Timing
See AC Characteristics Tables 5.6
CE, OE
RP
t
RP
t
Ready1
RDY
INT
bit
High-Z
High-Z
t
Ready2
Idle
1)
Operation
Status
Reset Ongoing
2)
BootRAM Access
3)
Idle
1)
INT Bit Polling
4)
NOTES:
1. The status which can accept any register based operation(Load, Program, Erase command, etc).
2. The status where reset is ongoing.
3. The status allows only BootRAM(BL1) read operation for Boot Sequence.(refer to 7.2.2 Boot Sequence)
4. To read BL2 of Boot Sequence, Host should wait INT until becomes ready. and then, Host can issue load command.
(refer to 7.2.2 Boot Sequence, 7.1 Methods of Determing Interrupt status)