- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374254 > K3S7V2000M-TC10 (SAMSUNG SEMICONDUCTOR CO. LTD.) 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM PDF資料下載
參數(shù)資料
| 型號(hào)： | K3S7V2000M-TC10 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| 中文描述： | 6400位（4Mx16 / 2Mx32）同步MASKROM |
| 文件頁數(shù)： | 1/27頁 |
| 文件大?。?/td> | 1080K |
| 代理商： | K3S7V2000M-TC10 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
K3S7V2000M-TC
64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM
Synch. MROM
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Address: Row address: RA
0
~ RA
12
Column address: CA
0
~ CA
7
(x32): CA
0
~ CA
8
(x16)
Switchable organization
4,194,304 x 16(word mode) /
2,097,152 x 32(double word mode)
All inputs are sampled at the rising edge of the system clock
Read Performance at memory point of view
@33MHz 4-1-1-1 (RAS Latency=1, CAS Latency=3)
@50MHz 5-1-1-1 (RAS Latency=1, CAS Latency=4)
@66MHz 5-1-1-1 (RAS Latency=1, CAS Latency=4)
@83MHz 7-1-1-1 (RAS Latency=2, CAS Latency=5)
@100MHz 7-1-1-1 (RAS Latency=2, CAS Latency=5)
t
SAC
: 6ns
Default mode by user requirement
MRS cycle with address key programs
-. RAS Latency(1 & 2)
-. CAS Latency(3 ~ 6)
-. Burst Length : 4, 8
-. Burst Type : Sequential & Interleaved
DQM for data-out masking
Package :86TSOP2 - 400
GENERAL DESCRIPTION
The K3S7V2000M-TC is a synchronous high bandwidth mask
programmable ROM fabricated with SAMSUNG
′
s high perfor-
mance CMOS process technology and is organized either as
4,194,304 x16bit(word mode) or as 2,097,152 x32bit(double
word mode) depending on polarity of WORD pin.(see pin func-
tion description). Synchronous design allows precise cycle con-
trol, with the use of system clock, I/O transactions are possible
on every clock cycle. Range of operating frequencies, program-
mable burst length and programmable latencies allow the same
device to be useful for a variety of high bandwidth, high perfor-
mance memory system applications.
FEATURES
ORDERING INFORMATION
Part NO.
MAX Freq.
Interface
Package
K3S7V2000M-TC10
100MHz
LVTTL
86TSOP2
K3S7V2000M-TC12
83MHz
K3S7V2000M-TC15
66MHz
K3S7V2000M-TC20
50MHz
K3S7V2000M-TC30
33MHz
FUNCTIONAL BLOCK DIAGRAM
*
Samsung Electronics reserves the right to
change products or specification without notice.
Timing Register
4M x 16 /2M x 32
S
Column Decoder
Latency & Burst Length
Programming Register
A
R
R
C
L
LCKE
LRAS
LMR
CLK
CKE
MR
RAS
CAS
CS
CLK
ADD
LCAS
Output Buffer
. . .
Q0
Q16
Q15
Q31
Cell Array
DQM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K3S7V2000M-TC12 | 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC15 | 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC20 | 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC30 | 64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K4032 | Vestigial Sideband Filter (IF= 38,0 MHz, standard D, full transmission ) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K3S7V2000M-TC12 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC15 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3S7V2000M-TC30 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M-Bit (4Mx16 /2Mx32) Synchronous MASKROM |
| K3SC-10 AC/DC24 | 功能描述:控制器 RS-232/USBto422/485 CONVERTER RoHS:否 制造商:Omron Industrial 模擬/數(shù)字:Digital 類型:Digital Temperature Controller 顯示器類型:11-Segment, 4 Digit 電源電壓:100 VAC to 240 VAC 安裝: 控制方法: 大小:48 mm x 48 mm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。