- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45321 > IV80C52XXX-L16R (ATMEL CORP) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | IV80C52XXX-L16R |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | 1.40 MM HEIGHT, VQFP-44 |
| 文件頁數(shù)： | 131/210頁 |
| 文件大小： | 5175K |
| 代理商： | IV80C52XXX-L16R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁當前第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
27
8048C–AVR–02/12
ATtiny43U
To ensure sufficient V
CC, the device issues an internal reset with a time-out delay (tTOUT) after
the device reset is released by all other reset sources. The section “System Control and Reset”
on page 49 describes the start conditions for the internal reset. The delay (t
TOUT) is timed from
the Watchdog Oscillator and the number of cycles in the delay is set by the SUTn and CKSELn
fuse bits. The available delays are shown in Table 6-8.
Note:
The frequency of the Watchdog Oscillator is voltage and temperature dependent, as shown in Fig-
The main purpose of the delay is to keep the AVR in reset until V
CC has risen to a sufficient level.
The delay will not monitor the actual voltage and, hence, the user must make sure the delay time
is longer than the V
CC rise time. If this is not possible, an internal or external Brown-out Detec-
tion circuit should be used. A BOD circuit ensures there is sufficient V
CC before it releases the
reset line, and the time-out delay can then be disabled. It is not recommended to disable the
time-out delay without implementing a Brown-out Detection circuit.
The oscillator is required to oscillate for a minimum number of cycles before the clock is consid-
ered stable. An internal ripple counter monitors the oscillator output clock, and keeps the internal
reset active for a given number of clock cycles. The reset is then released and the device will
start to execute.
The start-up sequence for the clock includes both the time-out delay and the start-up time when
the device starts up from reset. When starting up from Power-down mode, V
CC is assumed to be
at a sufficient level and only the start-up time is included.
6.3
System Clock Prescaler
The ATtiny43U has a system clock prescaler, which means the system clock can be divided as
described in section “CLKPR – Clock Prescale Register” on page 28. This feature can be used
to lower system clock frequency and decrease the power consumption at times when require-
ments for processing power is low. This can be used with all clock source options, and it will
affect the clock frequency of the CPU and all synchronous peripherals. Clock signals clk
I/O,
clk
6.3.1
Switching Time
When changing prescaler settings, the System Clock Prescaler ensures that no glitches occurs
in the clock system. It also ensures that no intermediate frequency is higher than either the clock
frequency corresponding to the previous setting or the clock frequency corresponding to the new
setting. The ripple counter of the prescaler runs at the same frequency as the undivided clock,
which may be higher than the CPU's clock frequency. Hence, even if it was readable, it is not
possible to determine the state of the prescaler, and it is not possible to predict the exact time it
takes to switch from one clock division to the other. From the time the CLKPS values are written,
it takes between T1 + T2 and T1 + 2 * T2 before the new clock frequency is active. In this inter-
val, two active clock edges are produced. Here, T1 is the previous clock period, and T2 is the
period corresponding to the new prescaler setting.
Table 6-8.
Number of Watchdog Oscillator Cycles
Typ Time-out (V
CC = 5.0V)
Typ Time-out (V
CC = 3.0V)
Number of Cycles
0 ms
0
4.1 ms
4.3 ms
512
65 ms
69 ms
8K (8,192)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ID80C32E-25SHXXX:D | 8-BIT, 25 MHz, MICROCONTROLLER, CDIP40 |
| IT83C154TXXX-36D | 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44 |
| IF280C52EXXX-L16SHXXX | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MD80C32-30 | 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40 |
| MD87C51FB-16 | 8-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IV-811MX | 制造商:Digital ID View 功能描述:8 CH H.264 DVR USB REMOTENO HDD 制造商:DIGITAL IDVIEW 功能描述:8 CH H.264 DVR USB REMOTE NO HDD |
| IV-811Z-960H-1000 | 制造商:Digital ID View 功能描述:8-Channel 960H i-Cloud Series DVR with 1TB HDD |
| IV-811Z-960H-500 | 制造商:Digital ID View 功能描述:8-Channel 960H i-Cloud Series DVR with 500GB HDD 制造商:DIGITAL IDVIEW 功能描述:8-CHNL ICLOUD 960H DVR 500GB HDD HDMI OUT |
| IV-811ZAECO-1000 | 制造商:Digital ID View 功能描述:8 Ch H.264 DVR D1 1Tbb Dvd |
| IV-811ZAECO-500 | 制造商:Digital ID View 功能描述:8 Ch H.264 DVR D1 500GB Dvd |
發(fā)布緊急采購，3分鐘左右您將得到回復。