鍨嬭櫉锛� | ISPLSI 5256VE-125LT100 |
寤犲晢锛� | Lattice Semiconductor Corporation |
鏂囦欢闋佹暩(sh霉)锛� | 6/24闋� |
鏂囦欢澶у皬锛� | 0K |
鎻忚堪锛� | IC PLD ISP 144I/O 7.5NS 100TQFP |
妯欐簴鍖呰锛� | 90 |
绯诲垪锛� | ispLSI® 5000VE |
鍙法绋嬮鍨嬶細 | 绯荤当(t菕ng)鍏�(n猫i)鍙法绋� |
鏈€澶у欢閬叉檪闁� tpd(1)锛� | 7.5ns |
闆诲闆绘簮 - 鍏�(n猫i)閮細 | 3 V ~ 3.6 V |
閭忚集鍏冧欢/閭忚集濉婃暩(sh霉)鐩細 | 8 |
瀹忓柈鍏冩暩(sh霉)锛� | 256 |
闁€鏁�(sh霉)锛� | 12000 |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 72 |
宸ヤ綔婧害锛� | 0°C ~ 70°C |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
灏佽/澶栨锛� | 100-LQFP |
渚涙噳鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 100-TQFP锛�14x14锛� |
鍖呰锛� | 鎵樼洡 |
鍏跺畠鍚嶇ū锛� | ISPLSI5256VE-125LT100 |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
GBA24DTKH | CONN EDGECARD 48POS DIP .125 SLD |
RSC40DRYI | CONN EDGECARD 80POS DIP .100 SLD |
V48A5E400BG2 | CONVERTER MOD DC/DC 5V 400W |
R12P205S/X2/P/R6.4 | CONV DC/DC 2W 12VIN 05VOUT |
RMC40DRYI | CONN EDGECARD 80POS DIP .100 SLD |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
ISPLSI5256VE-125LT100 | 鍔熻兘鎻忚堪:CPLD - 寰╅洔鍙法绋嬮倧杓櫒浠� RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100 |
ISPLSI5256VE-125LT100I | 鍔熻兘鎻忚堪:CPLD - 寰╅洔鍙法绋嬮倧杓櫒浠� RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100 |
ISPLSI5256VE-125LT128 | 鍔熻兘鎻忚堪:CPLD - 寰╅洔鍙法绋嬮倧杓櫒浠� RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100 |
ISPLSI5256VE-125LT128I | 鍔熻兘鎻忚堪:CPLD - 寰╅洔鍙法绋嬮倧杓櫒浠� RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100 |
ISPLSI5256VE-165LB272 | 鍔熻兘鎻忚堪:CPLD - 寰╅洔鍙法绋嬮倧杓櫒浠� RoHS:鍚� 鍒堕€犲晢:Lattice 绯诲垪: 瀛樺劜椤炲瀷:EEPROM 澶ч浕姹犳暩(sh霉)閲�:128 鏈€澶у伐浣滈牷鐜�:333 MHz 寤堕伈鏅傞枔:2.7 ns 鍙法绋嬭几鍏�/杓稿嚭绔暩(sh霉)閲�:64 宸ヤ綔闆绘簮闆诲:3.3 V 鏈€澶у伐浣滄韩搴�:+ 90 C 鏈€灏忓伐浣滄韩搴�:0 C 灏佽 / 绠遍珨:TQFP-100 |