參數(shù)資料
型號(hào): ISPGDX120A-7T176
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: 數(shù)字信號(hào)處理外設(shè)
英文描述: Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 22uF; Voltage: 400V; Case Size: 12.5x20 mm; Packaging: Bulk
中文描述: DSP-CROSSBAR SWITCH, PQFP176
封裝: TQFP-176
文件頁(yè)數(shù): 13/25頁(yè)
文件大?。?/td> 326K
代理商: ISPGDX120A-7T176
13
Specifications
ispGDX Family
Download
.jed - JEDEC Device Programming File
Third-Party Timing Simulation
The ispGDX Design System will generate simulation
netlists as specified by a user. The simulation netlist
formats available are: EDIF, Verilog (OVI compliant),
VHDL (VITAL compliant), Viewlogic, and OrCAD.
For In-System Programming, Lattice
s ispGDX devices
may be programmed, alone or in a chain with up to 100
other Lattice ISP devices, using Lattice
s ISP Daisy
Chain Download software. This powerful Windows-
based tool can be launched from the Tool Bar or by
Invoking the Download option from the drop down menu
within the ispGDX Design System. ISP Daisy Chain
Download version 5.0 or above supports the ispGDX
Family devices.
Figure 5. ISP Device Programming Interface
ispGDX
80A
SDO
SDI
MODE
SCLK
ispEN
5-wire
Programming
Interface
ispGDX
120A
ispGDX
160/A
BSCAN/
ispEN
BSCAN/
ispEN
BSCAN/
ispEN
Figure 6. ispJTAG Device Programming Interface
ispGDX
80A
TDO
TDI
TMS
TCK
ispJTAG
Programming
Interface
ispGDX
120A
ispGDX
160/A
BSCAN/
ispEN
BSCAN/
ispEN
BSCAN/
ispEN
VCC
In-System Programmability
All necessary programming of the ispGDX Family is done
via five TTL level logic interface signals. These five
signals are fed into the on-chip programming circuitry
where a state machine controls the programming.
On-chip programming can be accomplished using either
an IEEE 1149.1 boundary scan protocol or a Lattice
industry-standard ISP programming protocol. The IEEE
1149.1-compliant interface signals are Test Data In (TDI),
Test Data Out (TDO), Test Clock (TCK) and Test Mode
Select (TMS) control. The corresponding Lattice ISP
control signals are SDI, SDO, SCLK and MODE. These
signals switch their operation from IEEE 1149.1 bound-
ary scan protocol to Lattice ISP programming protocol
based on the state of the BSCAN/
ispEN
pin as shown in
Table 2. Figure 5 illustrates the block diagram for the ISP
programming interface. Figure 6 illustrates the block
diagram for the ispJTAG interface.
Table 2. Operating Mode Control Signals
Op Mode Signals/ispGDX
SDI, SDO, SCLK, MODE
0
Program Device Using Lattice ISP Protocol
TDI, TDO, TCK, TMS
1
Program Device or Normal Operation Using IEEE 1149.1 Protocol
BSCAN/ispEN
OPERATION
CONTROL PIN FUNCTION
相關(guān)PDF資料
PDF描述
ISPGDX160-5B272 Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 33uF; Voltage: 400V; Case Size: 16x20 mm; Packaging: Bulk
ISPGDX160-7B272 Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 47uF; Voltage: 400V; Case Size: 16x25 mm; Packaging: Bulk
ISPGDX160A-7B272 In-System Programmable Generic Digital CrosspointTM
ISPGDXTMFAMILY JT 100C 100#22D PIN RECP
ISPGDX160A-5B272 In-System Programmable Generic Digital CrosspointTM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISPGDX160-5B272 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Generic Digital CrosspointTM
ISPGDX160-5Q208 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Generic Digital CrosspointTM
ISPGDX160-7B272 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Generic Digital CrosspointTM
ISPGDX1607Q208 制造商:Lattice Semiconductor Corporation 功能描述:
ISPGDX160-7Q208 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Generic Digital CrosspointTM