參數(shù)資料
型號(hào)： ISL98003CNZ-110
廠商： Intersil
文件頁(yè)數(shù)： 15/31頁(yè)
文件大小： 0K
描述： IC AFE 3CH 8BIT 110MHZ 80EPTQFP
標(biāo)準(zhǔn)包裝： 119
位數(shù)： 8
通道數(shù)： 3
功率（瓦特）： 1.1W
電壓 - 電源，模擬： 1.8V，3.3V
電壓 - 電源，數(shù)字： 1.65 V ~ 2 V
封裝/外殼： 80-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 80-TQFP-EP（12x12）
包裝： 托盤
22
FN6760.0
September 12, 2008
The offset controls shift the entire RGB input range, changing
the input image brightness. Three separate registers provide
independent control of the R, G, and B channels. Their
nominal setting is 0x8000, which forces the ADC to output
code 0x00 (or 0x80 for the R (Pr) and B (Pb) channels in
YPbPr mode) during the back porch period when ABLC is
enabled.
Functional Description
Inputs
The ISL98003 digitizes analog video inputs in both RGB
and Component (YPbPr) formats, with or without
embedded sync (SOG).
RGB Inputs
For RGB inputs, the black/blank levels are identical and equal
to 0V. The range for each color is typically 0V to 0.7V from
black to white. HSYNC and VSYNC are separate signals.
Component YPbPr Inputs
In addition to RGB and RGB with SOG, the ISL98003 has an
option that is compatible with the component YPbPr video
inputs typically generated by DVD players. While the
ISL98003 digitizes signals in these color spaces, it does not
perform color space conversion; if it digitizes an RGB signal,
it outputs digital RGB, while if it digitizes a YPbPr signal, it
outputs digital YCbCr, also called YUV.
The Luminance (Y) signal is applied to the Green Channel
and is processed in a manner identical to the Green input
with SOG described previously. The color difference signals
Pb and Pr are bipolar and swing both above and below the
black level. When the YPbPr mode is enabled, the black
level output for the color difference channels shifts to a mid
scale value of 0x80. Setting configuration register
0x10[4] = 1 enables the YPbPr signal processing mode of
operation.
The ISL98003 can optionally decimate the incoming data to
provide a 4:2:2 output stream (configuration register
0x28[0] = 1) as shown in Table 2.
Input Coupling
Inputs can be either AC-coupled (default) or DC-coupled
(see register 0x10[3]). AC coupling is usually preferred since
it allows video signals with substantial DC offsets to be
accurately digitized. The ISL98003 provides a complete
internal DC-restore function, including the DC-restore clamp
(see Figure 1) and programmable clamp timing (registers
0x24, 0x25, and 0x26).
When AC-coupled, the DC-restore clamp is applied every
line, a programmable number of pixels after the trailing edge
of HSYNC. If register 0x60[2] = 0 (the default), the clamp will
not be applied while the DPLL is coasting, preventing any
clamp voltage errors from composite sync edges,
equalization pulses, or Macrovision signals.
After the trailing edge of HSYNC, the DC-restore clamp is
turned on after the number of pixels specified in the
DC-Restore and ABLC Starting Pixel registers (0x24 and
0x25) has been reached. The clamp is applied for the
number of pixels specified by the DC-Restore Clamp Width
Register (0x26). The clamp can be applied to the back porch
of the video, or to the front porch (by increasing the
DC-Restore and ABLC Starting Pixel registers so all the
active video pixels are skipped).
Note: The Tri-level detect for Sync on Green (SOG) utilizes
the digitized data from the selected Green video channel. If
Tri-level Sync is present, the default DC Clamp start position
will clamp at the top of the Tri-level Sync pulse giving a false
negative for Tri-level detect and clamping off the bottom half
of the green video. If you have an indication of active SOG
you must move the clamp start to a value greater than 0x30
to check to see if the Tri-level Sync is present.
If DC-coupled operation is desired, the input to the ADC will
be the difference between the input signal (RIN1, for
example) and ground.
TABLE 1. YUV MAPPING (4:4:4)
INPUT
SIGNAL
ISL98003
INPUT
CHANNEL
ISL98003
OUTPUT
ASSIGNMENT
OUTPUT
SIGNAL
Y
Green
Y0Y1Y2Y3
Pb
Blue
U0U1U2U3
Pr
Red
V0V1V2V3
TABLE 2. YUV MAPPING (4:2:2)
INPUT
SIGNAL
ISL98003
INPUT
CHANNEL
ISL98003
OUTPUT
ASSIGNMENT
OUTPUT
SIGNAL
Y
Green
Y0Y1Y2Y3
Pb
Blue
Driven Low
Pr
Red
U0V0U2V2
ISL98003
相關(guān)PDF資料
PDF描述
MAX907ESA+ IC COMPAR HS DUAL 8-SOIC
MAX923CPA+ IC COMPARATOR W/REF 8-DIP
VE-JNM-MY-F1 CONVERTER MOD DC/DC 10V 50W
VE-JNL-MY-F1 CONVERTER MOD DC/DC 28V 50W
VE-JNL-MY-F4 CONVERTER MOD DC/DC 28V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL98003CNZ-150 功能描述:IC AFE 3CH 8BIT 150MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
ISL98003CNZ-165 功能描述:IC AFE 3CH 8BIT 165MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
ISL98003CNZ-165S2733 制造商:Intersil Corporation 功能描述:TANGTOP ISL98003CNZ-T165 W/BUSINESS TRACKING REQUIREMENTS - Trays
ISL98003CNZ-EVALZ 功能描述:EVAL BOARD FOR ISL98003CNZ RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL98003INZ-110 功能描述:IC AFE 3CH 8BIT 110MHZ 80EPTQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*