- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383152 > ISL6524CBZ-T (INTERSIL CORP) VRM8.5 PWM and Triple Linear Power System Controller PDF資料下載
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
9
FN9015.3
April 18, 2005
4.0V before discharging. Soft-start capacitor C
SS13
is, again,
quickly discharged. The counter increments to 2. The soft-
start cycle repeats at T3 and trips the overcurrent comparator.
The SS24 pin voltage increases to above 4.0V at T4 and the
counter increments to 3. This sets the fault latch to disable the
converter.
The three linear controllers monitor their respective VSEN
pins for undervoltage. Should excessive currents cause
VSEN3 or VSEN4 to fall below the linear undervoltage
threshold, the respective UV signals set the OC latch or the
FAULT latch, providing respective C
SS
capacitors are fully
charged. Blanking the UV signals during the C
SS
charge
interval allows the linear outputs to build above the
undervoltage threshold during normal operation. Cycling the
bias input power off then on resets the counter and the fault
latch.
An external resistor (R
OCSET
) programs the overcurrent trip
level for the PWM converter. As shown in Figure 9, the internal
200mA current sink (I
OCSET
) develops a voltage across
R
OCSET
(V
SET
) that is referenced to V
IN
. The DRIVE signal
enables the overcurrent comparator (OC). When the voltage
across the upper MOSFET (V
DS(ON)
) exceeds V
SET
, the
overcurrent comparator trips to set the overcurrent latch. Both
V
SET
and V
DS
are referenced to V
IN
and a small capacitor
across R
OCSET
helps V
OCSET
track the variations of V
IN
due
to MOSFET switching. The overcurrent function will trip at a
peak inductor current (I
PEAK)
determined by:
The OC trip point varies with MOSFET’s r
DS(ON)
temperature variations. To avoid overcurrent tripping in the
normal operating load range, determine the ROCSET
resistor value from the equation above with:
1. The maximum r
DS(ON)
at the highest junction temperature
2. The minimum I
OCSET
from the specification table
3. Determine I
PEAK
for I
PEAK
> I
OUT(MAX)
+ (DI)/2,
where DI is the output inductor ripple current.
For an equation for the ripple current see the section under
component guidelines titled ‘Output Inductor Selection’.
OUT1 Voltage Program
The output voltage of the PWM converter is programmed to
discrete levels between 1.050V and 1.825V. This output
(OUT1) is designed to supply the core voltage of Intel’s
advanced microprocessors. The voltage identification (VID)
pins program an internal voltage reference (DACOUT) with a
TTL-compatible 5-bit digital-to-analog converter (DAC). The
level of DACOUT also sets the PGOOD and OVP thresholds.
Table 1 specifies the DACOUT voltage for the different
combinations of connections on the VID pins. The VID pins
can be left open for a logic 1 input, since they are internally
pulled to the VAUX pin through 5kW resistors. Changing the
VID inputs during operation is not recommended and could
toggle the PGOOD signal and exercise the overvoltage
protection. The output voltage program is Intel VRM8.5
compatible.
FIGURE 8. OVERCURRENT OPERATION
S
0A
0V
2V
4V
TIME
T1
T2
T3
T0
T4
F
0V
10V
FAULT
REPORTED
COUNT
= 2
COUNT
= 3
OVERLOAD
APPLIED
COUNT
= 1
S
I
PEAK
=
I
---------------------------------------------------
R
×
DS ON
)
V
SET
FIGURE 9. OVERCURRENT DETECTION
UGATE
OCSET
PHASE
OC
+
-
GATE
CONTROL
VCC
200
μ
A
V
DS
i
D
R
OCSET
V
IN
= +5V
OVERCURRENT TRIP:
VDS
I
OCSET
+
+
PWM
DRIVE
VPHASE
VOCSET
VIN
VIN
VDS
VSET
–
=
–
=
iD
rDS ON
(
)
×
IOCSET
ROCSET
×
>
VSET
>
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6524CBZA | VRM8.5 PWM and Triple Linear Power System Controller |
| ISL6524CBZA-T | VRM8.5 PWM and Triple Linear Power System Controller |
| ISL6524 | Adjustable Precision Shunt Regulator 3-SOT-23 -40 to 85 |
| ISL6524ACB-T | VRM8.5 PWM and Triple Linear Power System Controller |
| ISL6524EVAL1 | VRM8.5 PWM and Triple Linear Power System Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6524EVAL1 | 功能描述:EVALUATION BOARD VRM8.5 ISL6524 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - DC/DC 與 AC/DC（離線(xiàn)）SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類(lèi)型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓?fù)浣Y(jié)構(gòu):升壓 頻率 - 開(kāi)關(guān):3MHz 板類(lèi)型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6525CB | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:無(wú) 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤(pán) 包裝:帶卷 (TR) |
| ISL6525CB-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:無(wú) 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤(pán) 包裝:帶卷 (TR) |
| ISL6525CBZ | 功能描述:電壓模式 PWM 控制器 VTT REG FORVRM 8.5 1 4LD RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓?fù)浣Y(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開(kāi)關(guān)頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| ISL6525CBZ-T | 功能描述:IC REG CTRLR BUCK PWM VM 14-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無(wú) 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。