- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16324 > ISL55143IRZEVAL1Z (Intersil)EVALUATION BOARD FOR ISL55143IRZ PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL55143IRZEVAL1Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 10/14頁 |
| 文件大小： | 0K |
| 描述： | EVALUATION BOARD FOR ISL55143IRZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
5
FN6230.3
April 4, 2013
Input Capacitance (Note 11)
CIN
2.5
pF
DIGITAL OUTPUTS QAX, QBX
Output Resistance
RoutR
18
27
37
Ω
Output Logic High Voltage
VOH
VOH = 5V, ISOURCE = 1mA
4.9
4.95
5.0
V
Output Logic Low Voltage
VOL
VOL = 0V, ISINK = 1mA
0.00
0.05
0.1
V
POWER SUPPLIES, STATIC CONDITIONS
Positive Supply DC Current/Comparator
ICC
No input data
+8.25
12.5
mA
Negative Supply Current/Comparator
IEE
No input data
-12.5
-8.25
mA
Total Power Dissipation/Comparator
P (Note 12) Input data at 40MHz
670
mW
NOTES:
9. Lab characterization, room temperature, timing parameters matched stimulus/loads, channel-to-channel skew < 500ps, 1ns maximum by design
10. Note about ICC measurement input can approach 140mA (single comparator) at maximum pattern rates
11. Limits should be considered typical and are not production tested.
12. Total Power dissipation per comparator can be approximately calculated from the following:
P = (VCC-VEE)*8.25mW + 90pF*(VCC-VEE)^2*f + CL*(VCC-VEE)^2*f, where f is the operating frequency and CL is the load capacitance.
Because the ISL55142 has two comparators, the power dissipation would be twice of P calculated from this equation. The ISL55143 would be
four times P.
13. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
Test Circuits and Waveforms
FIGURE 1. COMPARATOR PROPAGATION DELAY AND TRANSITION TIME MEASUREMENT POINTS
FIGURE 2. THREE-STATE WINDOW COMPARATOR FUNDAMENTALS
Electrical Specifications
Test Conditions: VCC = 12V, VEE = -3V, VOH = 5V, VOL = 0V, PD = VEE, CLOAD = 15pF, TA = 25°C, unless
otherwise specified. (Continued)
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
(Note 13)
TYP
MAX
(Note 13)
UNITS
QAX, QBX
400mV
0V
tPDLH
VOH (≈VH)
VOL (≈VL)
50%
tPDHL
VINPX
tR
tF
DATA = 1
DATA = 0
+
-
+
-
VINP
QA
QB
CVA 2.4V
CVB 0.4V
VCC
VEE
Although there is no electrical difference between the CVA
and CVB Inputs, if one defines CVA as being the high
threshold and CVB being the low threshold, it becomes
easier to understand the utilization of a dual threshold
comparator. Essentially this enables the qualification of an
incoming signal into three states. In Figure 2, the three
states are Valid Low <0.4V, No-man’s-land (between 0.4
truth table would be utilized in the real world.
TABLE 2. QA/QB TRUTH TABLE
VINP
QA
QB
COMMENT
<0.4V
0
Valid 0
>0.4 and <2.4V
0
1
Invalid
>2.4V
1
Valid 1
ISL55141, ISL55142, ISL55143
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 3-1906054-2 | CA 2MM OFNR 62.5/125,LC SEC GRE |
| VI-J1W-EZ-F2 | CONVERTER MINIMOD DC/DC 5.5V 25W |
| GCE10DHRR | CONN CARD EXTEND 20POS 1MM SLD |
| VI-J1X-EY-S | CONVERTER MINIMOD DC/DC 5.2V 50W |
| UPJ1E392MHD6 | CAP ALUM 3900UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL55143IRZ-T | 功能描述:IC COMP CMOS HS 18V 36-TQFN RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標(biāo)準(zhǔn)）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ISL55162 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:SOC Dual Channel 300MHz Pin Electronics/DAC/PMU/Deskew |
| ISL55164 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:SOC Dual Channel 133MHz Pin Electronics Solution 3.75ns Minimum Pulse Width |
| ISL55164CNEZ | 制造商:Intersil Corporation 功能描述: |
| ISL55187CRZ | 制造商:Intersil Corporation 功能描述:ISL55187CRZ PB-FREE SOC PIN ELECTRONICS COMPANION PMU/DAC/RE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。