- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10755 > ISL51002CQZ-165 (Intersil)IC FRONT END 10BIT VID 128-MQFP PDF資料下載
參數(shù)資料
| 型號： | ISL51002CQZ-165 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/33頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRONT END 10BIT VID 128-MQFP |
| 標準包裝： | 66 |
| 位數(shù)： | 10 |
| 通道數(shù)： | 3 |
| 功率（瓦特）： | 1.2W |
| 電壓 - 電源，模擬： | 1.8V，3.3V |
| 電壓 - 電源，數(shù)字： | 1.8V，3.3V |
| 封裝/外殼： | 128-BFQFP |
| 供應商設(shè)備封裝： | 128-MQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1247 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
13
FN6164.3
February 29, 2012
0x04
Interrupt Status,
Write a 1 to each bit to clear
it, 0xFF to clear all.
0
CH0 Sync Changed
0: No change
1: CH0 activity or polarity changed
1
CH1 Sync Changed
0: No change
1: CH1 activity or polarity changed
2
CH2 Sync Changed
0: No change
1: CH2 activity or polarity changed
7
Reserved
Ignore this bit
4
Selected Input Channel
Disrupted
0: No change
1: Currently selected Input Channel’s HSYNC or VSYNC
signal has changed (fast notification of a mode change)
5
Selected Input Channel
Changed
0: No change
1: Currently selected Input Channel’s HSYNC or VSYNC
period or pulse width has settled to a new value and can be
measured
6
VSYNC INT
0: Default state
1: VSYNC occurred
7
PADJ INT
0: Default state
1: Phase Adjustment function completed.
0x05
Interrupt Mask Register,
(0xFF)
0
CH0 Mask
0: Generate interrupt if CH0 sync activity, polarity, period, or
pulse width changes
1: Mask CH0 interrupt
1
CH1 Mask
0: Generate interrupt if CH1 sync activity, polarity, period, or
pulse width changes
1: Mask CH1 interrupt
2
CH2 Mask
0: Generate interrupt if CH2 sync activity, polarity, period, or
pulse width changes
1: Mask CH2 interrupt
3
Reserved
Set this bit to 1.
4
Input Disrupted Mask
0: Generate interrupt if selected Input Channel’s sync inputs
are disrupted
1: Mask Input Channel interrupt
5
Input Changed Mask
0: Generate interrupt after selected Input Channel period or
pulse width settles to new value
1: Mask Input Channel interrupt
6
VSYNC INT Mask
0: Generate interrupt every VSYNC
1: Mask VSYNC Interrupt
7
PADJ INT Mask
0: Generate interrupt upon phase adjustment block request
completion
1: Mask Phase adjustment interrupt
Register Listing (Continued)
ADDRESS
REGISTER
(DEFAULT VALUE)
BITS
FUNCTION NAME
DESCRIPTION
ISL51002
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J3P-MY-F1 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-J3N-MY-F4 | CONVERTER MOD DC/DC 18.5V 50W |
| MC3302DR2G | IC OPAMP QUAD SINGLE 14-SOIC |
| VE-J3M-MY-F1 | CONVERTER MOD DC/DC 10V 50W |
| VE-J3N-MY-F3 | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL51002EVALZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit Video Analog Front End (AFE) with Measurement and Auto-Adjust Features |
| ISL51002-EVALZ | 功能描述:EVAL BOARD FOR ISL51002 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| ISL5100A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Quad 18V Pin Electronics Driver/Window Comparator |
| ISL5101IB | 制造商:Intersil Corporation 功能描述: |
| ISL5120 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Low-Voltage, Single Supply, Dual SPST, SPDT Analog Switches |
發(fā)布緊急采購，3分鐘左右您將得到回復。