- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11792 > ISL35411DRZ-TS (Intersil)IC QUAD DE-EMP DRIVER 46WQFN PDF資料下載
參數(shù)資料
| 型號： | ISL35411DRZ-TS |
| 廠商： | Intersil |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC QUAD DE-EMP DRIVER 46WQFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 以太網(wǎng) |
| 電源電壓： | 1.1 V ~ 1.3 V |
| 封裝/外殼： | 46-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 46-TQFN |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 安裝類型： | 表面貼裝 |
| 其它名稱： | ISL35411DRZ-TSDKR |
ISL35411
3
FN6971.1
March 25, 2010
Pin Descriptions
PIN NAME
PIN NUMBER
DESCRIPTION
VDD
1, 5, 9, 13, 24,
27, 28, 31, 32,
35, 36, 39
Power supply. 1.2V supply voltage. The use of parallel 100pF and 10nF decoupling capacitors
to ground is recommended for each of these pins for broad high-frequency noise suppression.
IN1[P,N]
2, 3
Driver 1 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
TDSBL1
4
Transmit disable pin for Driver 1. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
IN2[P,N]
6, 7
Driver 2 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
TDSBL2
8
Transmit disable pin for Driver 2. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
IN3[P,N]
10, 11
Driver 3 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
TDSBL3
12
Transmit disable pin for Driver 3. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
IN4[P,N]
14, 15
Driver 4 differential input, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
TDSBL4
16
Transmit disable pin for Driver 4. Disables the driver when pulled to VDD. Connected to
ground for normal operation.
GND
17, 23, 40, 46
These pins should be grounded.
DT2
18
Detection Threshold for drivers 3 and 4. Reference DC voltage threshold for input signal
power detection. Data outputs OUT3 and OUT4 are muted when the power of IN3 and IN4,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
DE2[A,B,]
19, 20
Control pins for setting de-emphasis on drivers 3 and 4. CMOS logic inputs. Pins are read
as a 2-digit number to set the de-emphasis level. A is the MSB, and B is the LSB. Pins are
internally pulled up and pulled down with 25kΩ resistors.
NC
21, 22, 41, 45
Not connected: Do not make any connections to these pins.
OUT4[N,P]
25, 26
Driver 4 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
OUT3[N,P]
29, 30
Driver 3 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
OUT2[N,P]
33, 34
Driver 2 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
OUT1[N,P]
37, 38
Driver 1 differential output, CML. The use of 100nF low ESL/ESR MLCC capacitor with at least
6GHz frequency response is recommended.
DE1[B,A]
42, 43
Control pins for setting de-emphasis on drivers 1 and 2. CMOS logic inputs. Pins are read
as a 2-digit number to set the de-emphasis level. A is the MSB, and B is the LSB. Pins are
internally pulled up and pulled down with 25kΩ resistors.
DT1
44
Detection Threshold for drivers 1 and 2. Reference DC voltage threshold for input signal
power detection. Data outputs OUT1 and OUT2 are muted when the power of IN1 and IN2,
respectively, fall below the threshold. Tie to ground to disable electrical idle preservation and
always enable the limiting amplifier.
Exposed Pad
-
Exposed ground pad. For proper electrical and thermal performance, this pad should be
connected to the PCB ground plane.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V48A48E500B2 | CONVERTER MOD DC/DC 48V 500W |
| V48A48E500BG3 | CONVERTER MOD DC/DC 48V 500W |
| VI-BT4-IW-F1 | CONVERTER MOD DC/DC 48V 100W |
| V48A48E500BG2 | CONVERTER MOD DC/DC 48V 500W |
| VI-BT3-IX-F4 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL35822 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer |
| ISL35822IK | 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ISL35822LP | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Octal 2.488Gbps to 3.187Gbps/ Lane Retimer |
| ISL35822LPIK | 功能描述:IC CLOCK/DATA RECOVERY 192EBGA-B RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| ISL36111 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:11.1Gb/s Lane Extender |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。