- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄5977 > ISL28210FBZ-T7A (Intersil)IC OPAMP JFET 12.5MHZ DUAL 8SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | ISL28210FBZ-T7A |
| 廠(chǎng)商： | Intersil |
| 文件頁(yè)數(shù)： | 8/23頁(yè) |
| 文件大小： | 0K |
| 描述： | IC OPAMP JFET 12.5MHZ DUAL 8SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Test and Measurement Equipment Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 放大器類(lèi)型： | J-FET |
| 電路數(shù)： | 2 |
| 轉(zhuǎn)換速率： | 20 V/µs |
| 增益帶寬積： | 12.5MHz |
| 電流 - 輸入偏壓： | 2pA |
| 電壓 - 輸入偏移： | 300µV |
| 電流 - 電源： | 2.55mA |
| 電流 - 輸出 / 通道： | 50mA |
| 電壓 - 電源，單路/雙路(±)： | 9 V ~ 40 V，±4.5 V ~ 20 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱(chēng)： | ISL28210FBZ-T7ADKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
ISL28110, ISL28210
16
FN6639.3
November 29, 2012
Power Dissipation
It is possible to exceed the +150°C maximum junction
temperatures under certain load and power supply conditions. It
is therefore important to calculate the maximum junction
temperature (TJMAX) for all applications to determine if power
supply voltages, load conditions, or package type need to be
modified to remain in the safe operating area. These parameters
are related using Equation 1:
where:
PDMAXTOTAL is the sum of the maximum power dissipation of
each amplifier in the package (PDMAX)
where:
TMAX = Maximum ambient temperature
θJA = Thermal resistance of the package
PDMAX = Maximum power dissipation of 1 amplifier
VS = Total supply voltage
IqMAX = Maximum quiescent supply current of 1 amplifier
VOUTMAX = Maximum output voltage swing of the application
RL = Load resistance
ISL28110 and ISL28210 SPICE Model
the net list for the SPICE model. The model is a simplified version
of the actual device and simulates important AC and DC
parameters. AC parameters incorporated into the model are: 1/f
and flatband noise voltage, Slew Rate, CMRR, Gain and Phase. The
DC parameters are IOS, total supply current and output voltage
swing. The model uses typical parameters given in the “Electrical
Specifications” Table beginning on page 4. The AVOL is adjusted
for 125dB with the dominant pole at 7Hz. The CMRR is set 120dB,
f = 280kHz. The input stage models the actual device to present
an accurate AC representation. The model is configured for
ambient temperature of +25°C.
results for the Noise Voltage, Closed Loop Gain vs Frequency,
Small Signal 0.1V Step, Large Signal 5V Step Response, Open
Loop Gain Phase, CMRR and Output Voltage Swing for ±5V and
±15V supplies.
LICENSE STATEMENT
The information in this SPICE model is protected under the
United States copyright laws. Intersil Corporation hereby grants
users of this macro-model hereto referred to as “Licensee”, a
nonexclusive, nontransferable licence to use this model as long
as the Licensee abides by the terms of this agreement. Before
using this macro-model, the Licensee should read this license. If
the Licensee does not accept these terms, permission to use the
model is not granted.
The Licensee may not sell, loan, rent, or license the macro-model,
in whole, in part, or in modified form, to anyone outside the
Licensee’s company. The Licensee may modify the macro-model
to suit his/her specific applications, and the Licensee may make
copies of this macro-model for use within their company only.
This macro-model is provided “AS IS, WHERE IS, AND WITH NO
WARRANTY OF ANY KIND EITHER EXPRESSED OR IMPLIED,
INCLUDING BUY NOT LIMITED TO ANY IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.”
In no event will Intersil be liable for special, collateral, incidental,
or consequential damages in connection with or arising out of
the use of this macro-model. Intersil reserves the right to make
changes to the product and the macro-model without prior
notice.
FIGURE 45. UNITY-GAIN THD+N vs OUTPUT VOLTAGE vs
TEMPERATURE AT VS = ±5V FOR 600Ω LOAD
0.0001
0.001
0.01
0.1
1
0
1
2
345
67
8
9
10
VP-P (V)
THD+N
(%)
VS = ±5V
RL = 600Ω
AV = 1
+25°C
0°C
-40°C
+125°C
+85°C
TJMAX
TMAX θJAxPDMAXTOTAL
+
=
(EQ. 1)
PDMAX
VS IqMAX VS
(
- VOUTMAX)
VOUTMAX
RL
----------------------------
×
+
×
=
(EQ. 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEC25SBEN | CONN HEADER .100 SINGL R/A 25POS |
| PBC31SAGN | CONN HEADER .100 SINGL STR 31POS |
| RC0805FR-0716K9L | RES 16.9K OHM 1/8W 1% 0805 SMD |
| TSW-137-08-G-S | CONN HEADER 37POS .100" SGL GOLD |
| 929647-09-31-I | CONN HEADER .100 SNGL STR 31POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL28210FRTBZ | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Precision Low Noise JFET Operational Amplifiers |
| ISL28210FRTZ | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Precision Low Noise JFET Operational Amplifiers |
| ISL28210SOICEVAL1Z | 功能描述:EVAL BOARD FOR ISL28210 8SOIC RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| ISL28213 | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Single, Dual, Quad General Purpose Micropower, RRIO Operational Amplifier |
| ISL28213FBZ | 功能描述:IC OPAMP GP RRIO 2MHZ DUAL 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類(lèi)型:儀表 電路數(shù):2 輸出類(lèi)型:滿(mǎn)擺幅 轉(zhuǎn)換速率:5 V/µs 增益帶寬積:- -3db帶寬:2MHz 電流 - 輸入偏壓:0.5pA 電壓 - 輸入偏移:250µV 電流 - 電源:415µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 工作溫度:-55°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:849 (CN2011-ZH PDF) 其它名稱(chēng):296-12431-1296-12431-1-NDINA2331AIPWRCT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。