參數(shù)資料
型號(hào)： ISL12024IRTCZ
廠商： Intersil
文件頁(yè)數(shù)： 9/24頁(yè)
文件大?。?/td> 0K
描述： IC RTC/CALENDER 64BIT 8-TDFN
標(biāo)準(zhǔn)包裝： 100
類型： 時(shí)鐘/日歷
特點(diǎn)： 警報(bào)器，閏年，唯一 ID
時(shí)間格式： HH:MM:SS（12/24 小時(shí)）
數(shù)據(jù)格式： YY-MM-DD-dd
接口： I²C，2 線串口
電源電壓： 2.7 V ~ 5.5 V
電壓 - 電源，電池： 1.8 V ~ 5.5 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 8-TDFN
供應(yīng)商設(shè)備封裝： 8-TDFN（3x3）
包裝： 管件
17
FN6749.1
December 15, 2011
Write Operations
Byte Write
For a write operation, the device requires the Slave Address
Byte and the Word Address Bytes. This gives the master
access to any one of the words in the array or CCR.
(Note: Prior to writing to the CCR, the master must write a
02h, then 06h to the status register in two preceding
operations to enable the write operation. See “Writing to the
address byte, the ISL12024IRTCZ responds with an
acknowledge. After receiving both address bytes the
ISL12024IRTCZ awaits the 8 bits of data. After receiving the
8 data bits, the ISL12024IRTCZ again responds with an
acknowledge. The master then terminates the transfer by
generating a stop condition. The ISL12024IRTCZ then
begins an internal write cycle of the data to the nonvolatile
memory. During the internal write cycle, the device inputs
are disabled, so the device will not respond to any requests
from the master. The SDA output is at high impedance. (See
Figure 16).
A write to a protected block of memory is ignored, but will still
receive an acknowledge. At the end of the write command,
the ISL12024IRTCZ will not initiate an internal write cycle,
and will continue to ACK commands.
Byte writes to all of the non-volatile registers are allowed,
except the DWAn registers which require multiple byte writes
or page writes to trigger non-volatile writes. See “Device
Operation” on page 12 for more information.
Page Write
The ISL12024IRTCZ has a page write operation. It is
initiated in the same manner as the byte write operation; but
instead of terminating the write cycle after the first data byte
is transferred, the master can transmit up to 15 more bytes
to the memory array and up to 7 more bytes to the
clock/control registers. The RTC registers require a page
write (8 bytes), individual register writes are not allowed.
(Note: Prior to writing to the CCR, the master must write a
02h, then 06h to the status register in two preceding
operations to enable the write operation. See “Writing to the
After the receipt of each byte, the ISL12024IRTCZ responds
with an acknowledge, and the address is internally
incremented by one. The address pointer remains at the last
address byte written. When the counter reaches the end of
the page, it “rolls over” and goes back to the first address on
the same page. This means that the master can write 16
bytes to a memory array page or 8 bytes to a CCR section
starting at any location on that page. For example, if the
master begins writing at location 10 of the memory and loads
15 bytes, then the first 6 bytes are written to addresses 10
through 15, and the last 6 bytes are written to columns 0
through 5. Afterwards, the address counter would point to
location 6 on the page that was just written. If the master
supplies more than the maximum bytes in a page, then the
previously loaded data is over-written by the new data, one
byte at a time (see Figure 17). The master terminates the
Data Byte loading by issuing a stop condition, which causes
the ISL12024IRTCZ to begin the non-volatile write cycle. As
with the byte write operation, all inputs are disabled until
completion of the internal write cycle. See Figure 18 for the
address, acknowledge and data transfer sequence.
Stops and Write Modes
Stop conditions that terminate write operations must be sent
by the master after sending at least 1 full data byte and its
associated ACK signal. If a stop is issued in the middle of a
data byte, or before 1 full data byte + ACK is sent, then the
ISL12024IRTCZ resets itself without performing the write.
The contents of the array are not affected.
S
T
A
R
T
S
T
O
P
SLAVE
ADDRESS
WORD
ADDRESS 1
DATA
A
C
K
A
C
K
A
C
K
SDA BUS
SIGNALS FROM
THE SLAVE
SIGNALS FROM
THE MASTER
0
A
C
K
WORD
ADDRESS 0
1
00 0 0 0 0 0
FIGURE 16. BYTE WRITE SEQUENCE
ISL12024IRTC
相關(guān)PDF資料
PDF描述
ISL12024IVZ IC RTC/CALENDAR EEPROM 8-TSSOP
ISL12025IVZ IC RTC/CALENDAR EEPROM 8-TSSOP
ISL12026IBZ-T7A IC RTC/CALENDAR EEPROM 8SOIC
ISL12027IV27AZ IC RTC/CALENDAR EEPROM 8-TSSOP
ISL12028IVZ IC RTC/CALENDAR EEPROM 14-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL12024IRTCZ-T 功能描述:實(shí)時(shí)時(shí)鐘 RTC OUTPUT PROGRAM TO 32KHZ W/EEPROM 8 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12024IVZ 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK/CLNDR W/EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12024IVZ-T 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK/CLNDR W/EEPROM IN 8LD RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
ISL12025 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real-Time Clock/Calendar with EEPROM
ISL12025IBZ 功能描述:實(shí)時(shí)時(shí)鐘 REAL TIME CLK/CLNDR W/EEPROM 2 63VSET RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*