- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377567 > IS61S6432 (Integrated Silicon Solution, Inc.) 64K x 32 Synchronous Pipelined SRAM(64K x 32 同步流水線靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | IS61S6432 |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 64K x 32 Synchronous Pipelined SRAM(64K x 32 同步流水線靜態(tài)RAM) |
| 中文描述： | 64K的同步流水線× 32的SRAM（64K的× 32同步流水線靜態(tài)內(nèi)存） |
| 文件頁數(shù)： | 16/19頁 |
| 文件大?。?/td> | 206K |
| 代理商： | IS61S6432 |
IS61S6432
16
Integrated Silicon Solution, Inc. 1-800-379-4774
PRELIMINARY
SR009-1H
07/29/98
ISSI
SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS
(1)
(Over Operating Range)
-200
(2)
Min. Max.
-166
-133
-117
Symbol
Parameter
Min.
Max
Min. Max. Min. Max.
Unit
t
KC
Cycle Time
5
—
6
—
7.5
—
8.5
—
ns
t
KH
Clock High Time
1.6
—
2.4
—
2.8
—
3
—
ns
t
KL
Clock Low Time
1.6
—
2.4
—
2.8
—
3
—
ns
t
KQ
Clock Access Time
—
4
—
5
—
5
—
5
ns
t
KQX
(3)
Clock High to Output Invalid
1
—
1.5
—
1.5
—
1.5
—
ns
t
KQLZ
(3,4)
Clock High to Output Low-Z
0
—
0
—
0
—
0
—
ns
t
KQHZ
(3,4)
Clock High to Output High-Z
1
3.5
1.5
5
1.5
5
1.5
6
ns
t
OEQ
Output Enable to Output Valid
—
3.5
—
5
—
5
—
5
ns
t
OEQX
(3)
Output Disable to Output Invalid
0
—
0
—
0
—
0
—
ns
t
OELZ
(3,4)
Output Enable to Output Low-Z
0
—
0
—
0
—
0
—
ns
t
OEHZ
(3,4)
Output Disable to Output High-Z
—
3
—
3
—
3
—
4
ns
t
AS
Address Setup Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
SS
Address Status Setup Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
CES
Chip Enable Setup Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
AH
Address Hold Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
SH
Address Status Hold Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
CEH
Chip Enable Hold Time
2
—
2.5
—
2.5
—
2.5
—
ns
t
ZZS
(5)
ZZ Standby
—
8
2
—
2
—
2
—
cyc
t
ZZREC
(6)
ZZ Recovery
8
—
2
—
2
—
2
—
cyc
Notes:
1. Configuration signal MODE is static and must not change during normal operation.
2.
ADVANCE INFORMATION ONLY.
3. Guaranteed but not 100% tested. This parameter is periodically sampled.
4. Tested with load in Figure 2.
5. The assertion of ZZ allows the SRAM to enter a lower power state than when deselected within the time specified. Data
retention is guaranteed when ZZ is asserted and clock remains active.
6. ADSC and ADSP must not be asserted for at least two cycles after leaving ZZ state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61SF12836 | 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61SF12832 | 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61SF12832-10B | 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61SF12832-10TQ | 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM |
| IS61SF12832-10TQI | 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61S6432-117TQ | 制造商:Integrated Silicon Solution Inc 功能描述:64K X 32 CACHE SRAM, 5 ns, PQFP100 |
| IS61S64325PQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61S6432-5PQ | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 2M-Bit 64K x 32 5ns 100-Pin PQFP |
| IS61SF12832-8.5TQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61SF25618-8.5TQI | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 256K x 18 8.5ns 100-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。