- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360983 > IS41LV32256-28PQ x32 EDO Page Mode DRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IS41LV32256-28PQ |
| 英文描述： | x32 EDO Page Mode DRAM |
| 中文描述： | X32號(hào)，江戶頁(yè)面模式的DRAM |
| 文件頁(yè)數(shù)： | 5/19頁(yè) |
| 文件大小： | 157K |
| 代理商： | IS41LV32256-28PQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Integrated Silicon Solution, Inc.
—
1-800-379-4774
Rev. D
06/24/01
5
IS41C4400
X
IS41LV4400
X
S
ERIES
ISSI
ELECTRICAL CHARACTERISTICS
(1)
(Recommended Operating Conditions unless otherwise noted.)
Symbol
Parameter
Test Condition
Any input 0V
≤
V
IN
≤
Vcc
Other inputs not under test = 0V
V
CC
Speed
Min.
Max.
Unit
I
IL
Input Leakage Current
–
5
5
μA
I
IO
Output Leakage Current
Output is disabled (Hi-Z)
0V
≤
V
OUT
≤
Vcc
–
5
5
μA
V
OH
Output High Voltage Level
I
OH
=
–
5.0 mA, Vcc = 5V
I
OH
=
–
2.0 mA, Vcc = 3.3V
2.4
—
V
V
OL
Output Low Voltage Level
I
OL
= 4.2 mA, Vcc = 5V
I
OL
= 2 mA, Vcc = 3.3V
—
0.4
V
I
CC
1
Standby Current: TTL
RAS
,
CAS
≥
V
IH
Commercial
5V
—
—
—
—
2
mA
3.3V
5V
3.3V
0.5
3
2
Industrial
I
CC
2
Standby Current: CMOS
RAS
,
CAS
≥
V
CC
–
0.2V
5V
—
—
1
mA
3.3V
0.5
I
CC
3
Operating Current:
Random Read/Write
(2,3,4)
Average Power Supply Current
RAS
,
CAS
,
Address Cycling, t
RC
= t
RC
(min.)
-50
-60
—
—
120
110
mA
I
CC
4
Operating Current:
EDO Page Mode
(2,3,4)
Average Power Supply Current
RAS
= V
IL
,
CAS
,
Cycling t
PC
= t
PC
(min.)
-50
-60
—
—
90
80
mA
I
CC
5
Refresh Current:
RAS
-Only
(2,3)
Average Power Supply Current
RAS
Cycling,
CAS
≥
V
IH
t
RC
= t
RC
(min.)
-50
-60
—
—
120
110
mA
I
CC
6
Refresh Current:
CBR
(2,3,5)
Average Power Supply Current
RAS
,
CAS
Cycling
t
RC
= t
RC
(min.)
-50
-60
—
—
120
110
mA
Notes:
1. An initial pause of 200 μs is required after power-up followed by eight
RAS
refresh cycles (
RAS
-Only or CBR) before proper device
operation is assured. The eight
RAS
cycles wake-up should be repeated any time the t
REF
refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each EDO page cycle.
5. Enables on-chip refresh and address counters.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS41LV32256-28TQ | x32 EDO Page Mode DRAM |
| IS41LV32256-30PQ | x32 EDO Page Mode DRAM |
| IS41LV32256-30TQ | x32 EDO Page Mode DRAM |
| IS41LV32256-35PQ | x32 EDO Page Mode DRAM |
| IS41LV32256-35TQ | x32 EDO Page Mode DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS41LV32256-28TQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 (8-Mbit) EDO DYNAMIC RAM 3.3V, 100/83/66 MHz |
| IS41LV32256-30PQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 EDO Page Mode DRAM |
| IS41LV32256-30TQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 (8-Mbit) EDO DYNAMIC RAM 3.3V, 100/83/66 MHz |
| IS41LV32256-35PQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 (8-Mbit) EDO DYNAMIC RAM 3.3V, 100/83/66 MHz |
| IS41LV32256-35TQ | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 32 (8-Mbit) EDO DYNAMIC RAM 3.3V, 100/83/66 MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。