- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360980 > IS41C16256-25K 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE PDF資料下載
參數(shù)資料
| 型號： | IS41C16256-25K |
| 英文描述： | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| 中文描述： | 256K × 16（4兆位）的動態(tài)與江戶頁面模式內(nèi)存 |
| 文件頁數(shù)： | 9/20頁 |
| 文件大小： | 215K |
| 代理商： | IS41C16256-25K |
IS41C16256
IS41LV16256
Integrated Circuit Solution Inc.
DR001-0E 01/25/2002
9
Notes:
1. An initial pause of 200 μs is required after power-up followed by eight
RAS
refresh cycle (
RAS
-Only or CBR) before proper device
operation is assured. The eight
RAS
cycles wake-up should be repeated any time the t
REF
refresh requirement is exceeded.
2. V
IH
(MIN) and V
IL
(MAX) are reference levels for measuring timing of input signals. Transition times, are measured between V
IH
and V
IL
(or between V
IL
and V
IH
) and assume to be 1 ns for all inputs.
3. In addition to meeting the transition rate specification, all input signals must transit between V
IH
and V
IL
(or between V
IL
and V
IH
)
in a monotonic manner.
4. If
CAS
and
RAS
= V
IH
, data output is High-Z.
5. If
CAS
= V
IL
, data output may contain data from the last valid READ cycle.
6. Measured with a load equivalent to one TTL gate and 50 pF.
7. Assumes that t
RCD
≤
t
RCD
(MAX). If t
RCD
is greater than the maximum recommended value shown in this table, t
RAC
will increase
by the amount that t
RCD
exceeds the value shown.
8. Assumes that t
RCD
≥
t
RCD
(MAX).
9. If
CAS
is LOW at the falling edge of
RAS
, data out will be maintained from the previous cycle. To initiate a new cycle and clear the
data output buffer,
CAS
and
RAS
must be pulsed for t
CP
.
10. Operation with the t
RCD
(MAX) limit ensures that t
RAC
(MAX) can be met. t
RCD
(MAX) is specified as a reference point only; if t
RCD
is greater than the specified t
RCD
(MAX) limit, access time is controlled exclusively by t
CAC
.
11. Operation within the t
RAD
(MAX) limit ensures that t
RCD
(MAX) can be met. t
RAD
(MAX) is specified as a reference point only; if t
RAD
is greater than the specified t
RAD
(MAX) limit, access time is controlled exclusively by t
AA
.
12. Either t
RCH
or t
RRH
must be satisfied for a READ cycle.
13. t
OFF
(MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V
OH
or V
OL
.
14. t
WCS
, t
RWD
, t
AWD
and t
CWD
are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If t
WCS
≥
t
WCS
(MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If t
RWD
≥
t
RWD
(MIN), t
AWD
≥
t
AWD
(MIN) and t
CWD
≥
t
CWD
(MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from
the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until
CAS
and
RAS
or
OE
go back
to V
IH
) is indeterminate.
OE
held HIGH and
WE
taken LOW after
CAS
goes LOW result in a LATE WRITE (
OE
-controlled) cycle.
15. Output parameter (I/O) is referenced to corresponding
CAS
input, I/O0-I/O7 by
LCAS
and I/O8-I/O15 by
UCAS
.
16. During a READ cycle, if
OE
is LOW then taken HIGH before
CAS
goes HIGH, I/O goes open. If
OE
is tied permanently LOW, a LATE
WRITE or READ-MODIFY-WRITE is not possible.
17. Write command is defined as
WE
going low.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t
OD
and t
OEH
met (
OE
HIGH during WRITE cycle) in order to ensure
that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if
CAS
remains LOW
and
OE
is taken back to LOW after t
OEH
is met.
19. The I/Os are in open during READ cycles once t
OD
or t
OFF
occur.
20. The first
χ
CAS
edge to transition LOW.
21. The last
χ
CAS
edge to transition HIGH.
22. These parameters are referenced to
CAS
leading edge in EARLY WRITE cycles and
WE
leading edge in LATE WRITE or READ-
MODIFY-WRITE cycles.
23. Last falling
χ
CAS
edge to first rising
χ
CAS
edge.
24. Last rising
χ
CAS
edge to next cycle’s last rising
χ
CAS
edge.
25. Last rising
χ
CAS
edge to first falling
χ
CAS
edge.
26. Each
χ
CAS
must meet minimum pulse width.
27. Last
χ
CAS
to go LOW.
28. I/Os controlled, regardless
UCAS
and
LCAS
.
29. The 3 ns minimum is a parameter guaranteed by design.
30. Enables on-chip refresh and address counters.
相關PDF資料 |
PDF描述 |
|---|---|
| IS41C16256-25KI | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-25T | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-25TI | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-35K | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-35KI | 256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IS41C16256-25KI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-25T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-25TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:256K x 16 (4-MBIT) DYNAMIC RAM WITH EDO PAGE MODE |
| IS41C16256-28K | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 EDO Page Mode DRAM |
| IS41C16256-28T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 EDO Page Mode DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。