參數(shù)資料
型號： IR3088AMTR
廠商： International Rectifier
英文描述： XPHASETM PHASE IC WITH FAULT AND OVERTEMP DETECT
中文描述： XPHASETM相集成電路及超溫故障檢測
文件頁數(shù)： 30/34頁
文件大小： 1264K
代理商： IR3088AMTR
IR3088A
LAYOUT GUIDELINES
The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB
layout, therefore minimizing the noise coupled to the IC.
Dedicate at least one middle layer for a ground plane, which is then split into signal ground plane (LGND) and
power ground plane (PGND).
Connect PGND to LGND pins of each phase IC to the ground tab, which is tied to LGND and PGND planes
respectively through vias.
In order to reduce the noise coupled to SCOMP pin of phase IC, use a dedicated wire to connect the capacitor
C
SCOMP
directly to LGND pin. However, connect PWM ramp capacitor C
PWMRMP
, phase delay programming
resistor R
PHASE2
or R
PHASE3,
decoupling capacitor C
VCC
to LGND plane through vias.
Place current sense resistors and capacitors (R
CS+
, R
CS-
, C
CS+
, and C
CS-
) close to phase IC. Use Kelvin
connection for the inductor current sense wires, but separate the two wires by ground polygon. The wire from
the inductor terminal to RCS- should not cross over the fast transition nodes, i.e. switching nodes, gate drive
outputs and bootstrap nodes.
Place the decoupling capacitors C
VCC
and C
VCCL
as close as possible to VCC and VCCL pins of the phase IC
respectively.
Place the phase IC as close as possible to the MOSFETs to reduce the parasitic resistance and inductance of
the gate drive paths.
Place the input ceramic capacitors close to the drain of top MOSFET and the source of bottom MOSFET. Use
combination of different packages of ceramic capacitors.
There are two switching power loops. One loop includes the input capacitors, top MOSFET, inductor, output
capacitors and the load; another loop consists of bottom MOSFET, inductor, output capacitors and the load.
Route the switching power paths using wide and short traces or polygons; use multiple vias for connections
between layers.
LGND
VCC
SCOMP
CSIN+
CSIN-
DACIN
BIASIN
To Inductor
Plane
Plane
C
VCC
C
VCCL
To VIN
To LGND
Plane
Voltage
PHSFLT
EAIN
PWMRMP
MOSFET
PLANE
To
Node
Polygon
Polygon
Plane
MOSFET
V
E
G
G
P
To Signal Bus
I
To PGND
To LGND
R
P
C
P
C
S
R
B
R
C
D
B
V
C
B
To Gate
Drive
R
P
R
P
V
H
R
R
To Top
PGND
LGND
PLANE
Switching
Ground
C
C
R
C
C
C
Ground
To LGND
To Bottom
Page 30 of 34
9/30
/04
相關PDF資料
PDF描述
IR3092 2 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3092MTR 2 PHASE OPTERON, ATHLON, OR VR10.X CONTROL IC
IR3220 FULLY PROTECTED H-BRIDGE FOR D.C. MOTOR
IR3500 XPHASE3TM VR11.0 & AMD PVID CONTROL IC
IR3500MPBF XPHASE3TM VR11.0 & AMD PVID CONTROL IC
相關代理商/技術參數(shù)
參數(shù)描述
IR3088AMTRPBF 功能描述:開關變換器、穩(wěn)壓器與控制器 XPHASE IC W/ FAULT OVERTEMP DETECT RoHS:否 制造商:Texas Instruments 輸出電壓:1.2 V to 10 V 輸出電流:300 mA 輸出功率: 輸入電壓:3 V to 17 V 開關頻率:1 MHz 工作溫度范圍: 安裝風格:SMD/SMT 封裝 / 箱體:WSON-8 封裝:Reel
IR3088APBF 制造商:IRF 制造商全稱:International Rectifier 功能描述:XPHASETM PHASE IC WITH FAULT AND OVERTEMP DETECT
IR3088M 功能描述:IC XPHASE W/FAULT DET 20L-MLPQ RoHS:否 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:XPhase™ 應用說明:Ultrasound Imaging Systems Application Note 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件
IR3088MPBF 功能描述:IC CONTROLLER PHASE 20L-MLPQ RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:XPhase™ 應用說明:Ultrasound Imaging Systems Application Note 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:37 系列:- 應用:醫(yī)療用超聲波成像，聲納 電流 - 電源:- 電源電壓:2.37 V ~ 6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:56-WFQFN 裸露焊盤 供應商設備封裝:56-TQFN-EP（8x8） 包裝:管件
IR3088MTR 制造商:IRF 制造商全稱:International Rectifier 功能描述:XPHASE PHASE IC WITH FAULT AND OVERTEMP DETECT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*