參數(shù)資料
型號(hào)： IP80C32-L16:D
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： 8-BIT, 16 MHz, MICROCONTROLLER, PDIP40
封裝： PLASTIC, DIP-40
文件頁(yè)數(shù)： 17/108頁(yè)
文件大?。?/td> 3682K
16
8069R–AVR–06/2013
XMEGA A4
Not recommended for new designs -
Use XMEGA A4U series
9.
Event System
9.1
Features
Inter-peripheral communication and signalling with minimum latency
CPU and DMA independent operation
8 Event Channels allow for up to 8 signals to be routed at the same time
Events can be generated by
– TImer/Counters (TCxn)
– Real Time Counter (RTC)
– Analog to Digital Converters (ADCx)
– Analog Comparators (ACx)
– Ports (PORTx)
– System Clock (ClkSYS)
– Software (CPU)
Events can be used by
– TImer/Counters (TCxn)
– Analog to Digital Converters (ADCx)
– Digital to Analog Converters (DACx)
– Ports (PORTx)
– DMA Controller (DMAC)
– IR Communication Module (IRCOM)
The same event can be used by multiple peripherals for synchronized timing
Advanced Features
– Manual Event Generation from software (CPU)
– Quadrature Decoding
– Digital Filtering
Functions in Active and Idle mode
9.2
Overview
The Event System is a set of features for inter-peripheral communication. It enables the possibil-
ity for a change of state in one peripheral to automatically trigger actions in one or more
peripherals. Whose changes in a peripheral that will trigger actions in other peripherals are con-
figurable by software. It is a simple, but powerful system as it allows for autonomous control of
peripherals without any use of interrupts, CPU or DMA resources.
The indication of a change in a peripheral is referred to as an event, and is usually the same as
the interrupt conditions for that peripheral. Events are passed between peripherals using a dedi-
cated routing network called the Event Routing Network. Figure 9-1 on page 17 shows a basic
block diagram of the Event System with the Event Routing Network and the peripherals to which
it is connected. This highly flexible system can be used for simple routing of signals, pin func-
tions or for sequencing of events.
The maximum latency is two CPU clock cycles from when an event is generated in one periph-
eral, until the actions are triggered in one or more other peripherals.
The Event System is functional in both Active and Idle modes.
相關(guān)PDF資料
PDF描述
MQ80C52CXXX-25P883 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQFP44
R83C154DTXXX-L16D 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44
R83C154DTXXX-25D 8-BIT, MROM, 25 MHz, MICROCONTROLLER, CQCC44
R83C154DTXXX-30R 8-BIT, MROM, 30 MHz, MICROCONTROLLER, CQCC44
MR80C52CXXX-20SCR 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IP80C32T2-1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|DIP|40PIN|PLASTIC
IP80C51-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IP80C51-16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IP80C51-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IP80C51-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*