參數(shù)資料
型號(hào): IN74LV573D
廠商: INTEGRAL JOINT STOCK COMPANY
元件分類: DRAM
英文描述: Replaced by SN74ABT7819A : 512 x 18 x 2 bidirectional synchronous FIFO memory 80-QFP 0 to 70
中文描述: 八路D型透明鎖存器(3態(tài))
文件頁(yè)數(shù): 1/5頁(yè)
文件大?。?/td> 156K
代理商: IN74LV573D
IN74LV573
1
O
CTAL
D-T
YPE
T
RANSPARENT
L
ATCH
(3-S
TATE
)
By pinning IN74LV573 are compatible with IN74HC573A and
IN74HCT573A series. Input voltage levels are compatible with
stadard CMOS levels.
Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC
S
Voltage supply range from 1.2 to 5.5 V
LOW input current: 1.0
μ
А
; 0.1
μ
А
at
Т
= 25
°
С
Output current 8 m
А
Latch current: not less than150 m
А
at
Т
= 125
°
С
ESD acceptable value: not less than 2000 V as per HBM and
not less than 200 V as per MM
FUNCTION TABLE
Inputs
OE
LE
D
L
H
H
L
H
L
L
L
X
Outputs
Q
H
L
no
change
Z
H
H -HIGH voltage level
L - LOW voltage level
X - don’t care
Z - High impedance state
X
X
ORDERING INFORMATION
IN74LV573N Plastic DIP
IN74LV573D SOIC
T
A
= -40
°
to 125
°
C
for all packages
PIN ASSIGNMENT
1
2
3
5
4
6
7
8
9
10
V
CC
20
18
17
16
15
14
19
11
12
13
GND
OE
D0
D1
D2
Q1
Q0
Q2
D3
D4
D5
D6
Q3
Q4
Q5
Q6
Q7
LE
D7
相關(guān)PDF資料
PDF描述
IN74LV573N Replaced by SN74ABT7819A : 512 x 18 x 2 bidirectional synchronous FIFO memory 80-LQFP 0 to 70
IN74LV574DW Octal D-type flip-flop; positive edge-trigger (3-State)
IN74LV574N Octal D-type flip-flop; positive edge-trigger (3-State)
IN74LV574 Replaced by SN74ABT7819A : 512 x 18 x 2 bidirectional synchronous FIFO memory 80-QFP 0 to 70
IN74LV640 Octal 3-State Inverting Bus Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IN750A-1JANTX 制造商:ERJ 功能描述:
IN750A1JANTXV 制造商: 功能描述:
IN751A 制造商: 功能描述: 制造商:undefined 功能描述:
IN75232 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC
IN753ARL 制造商:n/a 功能描述:SAMPLE