參數(shù)資料
型號: IN74LS245N
廠商: INTEGRAL JOINT STOCK COMPANY
英文描述: Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
中文描述: 八路三態(tài)同相總線收發(fā)器
文件頁數(shù): 1/5頁
文件大小: 332K
代理商: IN74LS245N
TECHNICAL DATA
IN74LS245
Octal 3-State Noninverting
Bus Transceiver
ORDERING INFORMATION
IN74LS245N Plastic
IN74LS245DW SOIC
T
A
= 0
°
to 70
°
C for all packages
These octal bus transceiver are designed for asynchronous two-way
communication between data buses. The control function implementation
minimized external timing requirements.
The device allows data transmission from the A bus to the B bus or
from the B bus to the A bus depending upon the logic level at the
directional control (DIR) input. The enable input(E) can be used to
disable the device so that the buses are effectively isolated.
Bidirectional Bus Transceiver in a High-Density 20-Pin Package
3-state Outputs Dirve Bus Lines Directly
P-N-P Inputs D-C Loading on Bus Lines
Hysteresis at Bus Inputs Improve Noise Margins
Typical Propagation Delay Times; Port to Port ... 8 ns
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 20=V
CC
PIN 10 = GND
FUNCTION TABLE
Control Inputs
Output
Enable
Direction
Operation
L
L
Data Transmitted
from Bus B to
Bus A
L
H
Data Transmitted
from Bus A to
Bus B
H
X
Buses Isolated
(High Impedance
State)
X = don’t care
1
相關(guān)PDF資料
PDF描述
IN74LS86 Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
IN74LS86D Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
IN74LS86N Octal Bus Transceivers And Registers With 3-State Outputs 24-SOIC -40 to 85
IN74LV02 Octal Bus Transceivers And Registers With 3-State Outputs 24-SO -40 to 85
IN74LV02D Octal Bus Transceivers And Registers With 3-State Outputs 24-PDIP -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IN750A-1JANTX 制造商:ERJ 功能描述:
IN750A1JANTXV 制造商: 功能描述:
IN751A 制造商: 功能描述: 制造商:undefined 功能描述:
IN75232 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:EIA-232-D INTERFACE 1 CHIP IC
IN753ARL 制造商:n/a 功能描述:SAMPLE