- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67720 > IMIC9806AYB PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | IMIC9806AYB |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁數(shù)： | 9/15頁 |
| 文件大?。?/td> | 178K |
| 代理商： | IMIC9806AYB |
C9806
I
2C Frequency Clock Generator for Mobil Pentium II Applications.
Approved Product
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
Rev.1.4
9/2/1999
MILPITAS, CA 95035. TEL: 408-263-6300. FAX 408-263-6571
Page 3 of 15
http://www.imicorp.com
Power Management functions
All clocks can be individually enabled or stopped via the 2-wire control interface. All clocks are stopped in the low state.
All clocks maintain a valid high period on transitions from running to stopped and on transitions from stopped to running
when the chip was not powered down. On power up, the VCOs will stabilize to the correct pulse widths within about 0.5
mS. The CPU, SDRAM, and PCI clocks transition between running and stopped by waiting for one positive edge on
PCICLK_F followed by a negative edge on the clock of interest, after which high levels of the output are either enabled
or disabled.
Pins 26 and 27 are inputs PCI_STOP# and CPU_STOP# respectively. A particular output is enabled only when both the
serial interface and these pins indicate that it should be enabled. The device clocks may be disabled according to the
following table in order to reduce power consumption. All clocks are stopped in the low state. All clocks maintain a valid
high period on transitions from running to stopped. On low to high transitions of PWR_DWN#, external circuitry should
allow 0.5 mS for the VCOs to stabilize prior to assuming the clock periods are correct. The CPU and PCI clocks
transition between running and stopped by waiting for one positive edge on PCICLK_F followed by a negative edge on
the clock of interest, after which high levels of the output are either enabled or disabled.
CPU_STOP#
PCI_STOP#
PWR_DWN#
CPU
PCI
OTHER CLKs
XTAL & VCOs
X
0
LOW
OFF
0
1
LOW
RUNNING
0
1
LOW
Running
RUNNING
1
0
1
Running
LOW
RUNNING
1
Running
RUNNING
Table 3
Power Management Timing
wait
Stop on next falling edge
1 PCI_F clock
Stop on next falling edge
1 CPU clock
wait
CPU(0:1)
CPU_STP#
PCI_F
PCI(0:5)
PCI_STP#
Fig.2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IMIC9806CY | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| IMIC9806IAT | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| IMIFS782BZBT | 82 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| IMIFS784BZBT | 82 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| IMISC643AYB | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IMIC9806JBT | 制造商:Cypress Semiconductor 功能描述:Development Tools, Notebook, Intel Piii /Celeron 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| IMIC9812DYBD | 制造商:IMI 功能描述: |
| IMIC9827H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| IMIC9827JT | 制造商:Rochester Electronics LLC 功能描述:TIMING DEVICE - Tape and Reel |
| IMIC9827JTT | 制造商:Rochester Electronics LLC 功能描述:TIMING DEVICE - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。