參數(shù)資料
型號: IF280C52EXXX-L16SHXXX
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù): 22/210頁
文件大小: 5175K
代理商: IF280C52EXXX-L16SHXXX
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁
118
8048C–AVR–02/12
ATtiny43U
The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is
held at a constant level during conversion.
The analog multiplexer allows eight single-ended channels to be connected to the ADC, includ-
ing the low four bits of port A, the internal temperature sensor, the internal voltage reference,
supply voltage (V
BAT) and ground (GND).
Internal reference voltage of nominally 1.1V is provided on-chip. Alternatively, V
CC can be used
as reference voltage.
16.3
ADC Operation
The ADC converts an analog input voltage to a 10-bit digital value through successive approxi-
mation. The minimum value represents GND and the maximum value represents the reference
voltage.The voltage reference for the ADC may be selected by writing to the REFS bit in
ADMUX. The VCC supply or an internal 1.1V voltage reference may be selected as the ADC
voltage reference.
The analog input channel is selected by writing to the MUX[2:0] bits in ADMUX. Any of the four
ADC input pins ADC[3:0], and V
BAT input pin can be selected as single ended input to the ADC.
The on-chip temperature sensor is selected by writing “111” to the MUX[2:0] bits in the ADMUX
register.
The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and
input channel selections will not go into effect until ADEN is set. The ADC does not consume
power when ADEN is cleared, so it is recommended to switch off the ADC before entering power
saving sleep modes.
The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and
ADCL. By default, the result is presented right adjusted, but can optionally be presented left
adjusted by setting the ADLAR bit in ADCSRB.
If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the data
registers belongs to the same conversion. Once ADCL is read, ADC access to data registers is
blocked. This means that if ADCL has been read, and a conversion completes before ADCH is
read, neither register is updated and the result from the conversion is lost. When ADCH is read,
ADC access to the ADCH and ADCL Registers is re-enabled.
The ADC has its own interrupt which can be triggered when a conversion completes. When ADC
access to the data registers is prohibited between reading of ADCH and ADCL, the interrupt will
trigger even if the result is lost.
16.4
Starting a Conversion
Make sure the ADC is powered by clearing the ADC Power Reduction bit, PRADC, in the Power
A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC.
This bit stays high as long as the conversion is in progress and will be cleared by hardware
when the conversion is completed. If a different data channel is selected while a conversion is in
progress, the ADC will finish the current conversion before performing the channel change.
Alternatively, a conversion can be triggered automatically by various sources. Auto Triggering is
enabled by setting the ADC Auto Trigger Enable bit, ADATE in ADCSRA. The trigger source is
selected by setting the ADC Trigger Select bits, ADTS in ADCSRB (see description of the ADTS
相關(guān)PDF資料
PDF描述
MD80C32-30 8-BIT, 30 MHz, MICROCONTROLLER, CDIP40
MD87C51FB-16 8-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CDIP40
MR87C51FB-16 8-BIT, UVPROM, 16 MHz, MICROCONTROLLER, CQCC44
MD87C51FB 8-BIT, UVPROM, MICROCONTROLLER, CDIP40
MZ87C51FB 8-BIT, UVPROM, MICROCONTROLLER, CQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IF280C52-L16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF280C52T-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF280C52T-16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF280C52T-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF280C52T-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller