- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377495 > IDTRC5000-180G (Integrated Device Technology, Inc.) MULTI-ISSUE 64-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | IDTRC5000-180G |
| 廠商： | Integrated Device Technology, Inc. |
| 元件分類： | 64位微處理器 |
| 英文描述： | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| 中文描述： | 多發(fā)行64位微處理器 |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 298K |
| 代理商： | IDTRC5000-180G |
IDT RC5000
COMMERCIAL TEMPERATURE RANGE
6
Pin Description
RC5000 implements a bus similar to that of the RC4700. Table 2 lists and describes the RC5000 signals.
Pin Name
Type
Description
System interface
:
ExtRqst*
Input
External Request.
Signals that the system interface needs to submit an external request.
Release*
Output
Release Interface.
Signals that the processor is releasing the system interface to slave state
RdRdy*
Input
Read Ready.
Signals that an external agent can now accept a processor read.
WrRdy*
Input
Write Ready.
Signals that an external agent can now accept a processor write request.
ValidIn*
Input
Valid Input.
Signals that an external agent is now driving a valid address or data on the SysAD bus and a valid com-
mand or data identifier on the SysCmd bus.
ValidOut*
Output
Valid Output.
Signals that the processor is now driving a valid address or data on the SysAD bus and a valid com-
mand or data identifier on the SysCmd bus.
SysAD(63:0)
Input/Output
System Address/Data bus.
A 64-bit address and data bus for communication between the processor and an external agent.
SysADC(7:0)
Input/Output
System Address/Data check bus.
An 8-bit bus containing parity check bits for the SysAD bus during data bus cycles.
SysCmd(8:0)
Input/Output
System Command/data identifier bus.
A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmdP
Input/Output
Reserved System Command/data identifier bus parity.
For the RC5000, unused on input and zero on output.
Clock/control interface:
SysClock
Input
Master Clock.
Master clock input at the bus frequency. The pipeline clock is derived by multiplying this clock up.
VCCP
Input
Quiet VCC for PLL.
Quiet VCC for the internal phase locked loop.
VSSP
Input
Quiet VSS for PLL.
Quiet VSS for the internal phase locked loop.
Interrupt interface:
Int(5:0)*
Input
Interrupt.
Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register.
NMI*
Input
Non-maskable interrupt.
Non-maskable interrupt, ORed with bit 6 of the interrupt register.
JTAG interface:
JTDI
Input
JTAG Data In.
Connected directly to JTDO. No JTAG implemented; should be pulled High.
JTCK
Input
JTAG Clock Input.
Unused input; should be pulled High.
JTDO
Output
JTAG Data Out.
Connected directly to JTDI. If no external scan used, this is a no connect.
Table 2. RC5000 Signal Names and Descriptions (Page 1 of 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTRC5000-200BS | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-200G | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-250BS | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-250G | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTVS330 | LOW ON-RESISTANCE WIDEBAND/VIDEO QUAD 2-CH |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTRC5000-200BS | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-200G | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-250BS | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTRC5000-250G | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:MULTI-ISSUE 64-BIT MICROPROCESSOR |
| IDTSAM1600A0IB2 | 制造商:Integrated Device Technology Inc 功能描述:IC BEAMFORMER ARRAY 16CH 196BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。