- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377489 > IDTCV110JPVG (INTEGRATED DEVICE TECHNOLOGY INC) PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | IDTCV110JPVG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | XO, clock |
| 英文描述： | PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| 中文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | LEAD FREE, SSOP-56 |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大?。?/td> | 76K |
| 代理商： | IDTCV110JPVG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
COMMERCIAL TEMPERATURE RANGE
IDTCV110J
PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR
5
CONTROL REGISTERS
N PROGRAMMING PROCEDURE
Use Index byte write.
For N programmng, the user only needs to access Byte17, Byte 25, and Byte8.
1.
2.
3.
Write Byte17 for CPU PLL N, CPU f = N*Resolution, see resolution table below Byte17.
Write Byte25 for SRC PLL N, SRC f = N*0.666667, PCI = SRC f /3, SATA f = SRC f.
Enable N Programmng bit, Byte8 bit1. Once this bit is enabled, any N value will be changed on the fly.
Center spread only works when the N Programmng bit is enabled. Down spread is OK even N Programmng bit is disabled
It is OK to change N value to any value on the bench test board. In the system IDT recommends the stepping change. It is unknown how much
the systemcan sustain for each stepping change; the estimate is about 5. If the N changes too much in one step, the systemwill likely hang.
Note that SATA is with SRC PLL. This SATA Hard Drive mght not operate during SRC N programmng.
Most of the Bytes, fromByte8-Byte31, are used to adjust output waveforms and SSC modulation profiles. The power on setting will be changed according
to each power on frequency selection. To avoid mstakes, dont write on those byte (be careful about Block Write). It is suggested to use the Index Byte
write to access bytes.
SSC MAGNITUDE CONTROL, SMC
SMC[2:0]
000
001
010
011
100
101
110
111
-0.25
-0.5
-0.75
-1
±0.125
±0.25
±0.375
±0.5
FS_C, B, A
101
001
011
010
000
100
110
111
CPU
100
133
166
200
266
333
400
RESERVE
FREQUENCY SELECTION TABLE
RESOLUTION
CPU (MHz)
100
133
166
200
266
333
400
Resolution
0.666667
0.666667
1.333333
1.333333
1.333333
2.666667
2.666667
N =
150
200
125
150
200
125
150
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTCV115C | PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTCV115CPV | PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTCV115CPVG | PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTIDT71P79204250BQ | 18Mb Pipelined DDR⑩II SIO SRAM Burst of 2 |
| IDT71P79104 | 18Mb Pipelined DDR⑩II SIO SRAM Burst of 2 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTCV110L | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTCV110LPV | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTCV110LPVG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR |
| IDTCV110NPAG | 功能描述:IC FLEXPC CLK PROGR P4 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FlexPC™ 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDTCV110NPAG8 | 功能描述:IC FLEXPC CLK PROGR P4 56-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:FlexPC™ 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無(wú)/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。