- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4585 > IDT89HPES16NT2ZBBC (IDT, Integrated Device Technology Inc)IC PCI SW 16LANE 2PORT 484-CABGA PDF資料下載
參數(shù)資料
| 型號： | IDT89HPES16NT2ZBBC |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 23/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCI SW 16LANE 2PORT 484-CABGA |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | PRECISE™ |
| 類型： | PCI Express 開關(guān) - Gen1 |
| 應(yīng)用： | 服務(wù)器，儲存，通信，嵌入式，消費品 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-CABGA（23x23） |
| 包裝： | 托盤 |
| 其它名稱： | 89HPES16NT2ZBBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁
3 of 29
January 5, 2009
IDT 89HPES16NT2 Data Sheet
Figure 2 PCIe System Interconnect Architecture Block Diagram
Pin Description
The following tables list the functions of the pins provided on the PES16NT2. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Signal
Type
Name/Description
PEALREV
I
PCI Express Port A Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port A are reversed. This value may be overridden by modify-
ing the value of the PALREV bit in the PA_SWCTL register.
PEARP[7:0]
PEARN[7:0]
I
PCI Express Port A Serial Data Receive. Differential PCI Express receive
pairs for port A.
PEATP[7:0]
PEATN[7:0]
O
PCI Express Port A Serial Data Transmit. Differential PCI Express trans-
mit pairs for port A
PECLREV
I
PCI Express Port C Lane Reverse. When this bit is asserted, the lanes of
PCI Express Port C are reversed. This value may be overridden by modify-
ing the value of the PCLREV bit in the PA_SWCTL register.
PECRP[7:0]
PECRN[7:0]
I
PCI Express Port C Serial Data Receive. Differential PCI Express receive
pairs for port C.
PECTP[7:0]
PECTN[7:0]
O
PCI Express Port C Serial Data Transmit. Differential PCI Express trans-
mit pairs for port C
PEREFCLKP[1:0]
PEREFCLKN[1:0]
I
PCI Express Reference Clock. Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determined by the REFCLKM signal.
REFCLKM
I
PCI Express Reference Clock Mode Select. These signals select the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 1 PCI Express Interface Pins
PES16NT2
CPU
PCIe System Interconnect Switch
PES16NT2
CPU
PES16NT2
CPU
Embedded
FC
CPU
Embedded
SATA / SAS
CPU
Embedded
GbE / 10GigE
CPU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V51246L7-5BB8 | IC FLOW CTRL MULTI QUEUE 256-BGA |
| LT3050MPMSE#PBF | IC REG LDO ADJ .1A 12MSOP |
| LT3083EQ#TRPBF | IC REG LDO ADJ 3A 5-DDPAK |
| MIC39500-2.5WT | IC REG LDO 2.5V 5A TO220-3 |
| ASM36DRKI-S13 | CONN EDGECARD 72POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT89HPES16NT2ZBBC8 | 功能描述:IC PCI SW 16LANE 2PORT 484-CABGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES16NT2ZBBCG | 功能描述:IC PCI SW 16LANE 2PORT 484-CABGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES16NT2ZBBCG8 | 功能描述:IC PCI SW 16LANE 2PORT 484-CABGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:PRECISE™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES16T16ZABL | 功能描述:IC PCI SW 16LANE 16PORT 1156BGA RoHS:否 類別:集成電路 (IC) >> 專用 IC 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| IDT89HPES16T4AG2ALGI | 制造商:Integrated Device Technology Inc 功能描述:IC PCIE SW 16LANE 4PORT 324BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。