- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10726 > IDT82V2081PP (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 1CH 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT82V2081PP |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 68/68頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/J1/E1 1CH 44-TQFP |
| 標準包裝： | 80 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | T1/E1/J1 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應商設備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 800-1997-5 82V2081PP IDT82V2081PP-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁
9
INDUSTRIAL
TEMPERATURE RANGES
SINGLE CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT
Notes:
1. TCLK missing: the state of TCLK continues to be high level or low level over 70 MCLK cycles.
2
PIN DESCRIPTION
Table-1 Pin Description
Name
Type
Pin No.
Description
TTIP
TRING
Analog
output
37
36
TTIP/TRING: Transmit Bipolar Tip/Ring
These pins are the differential line driver outputs. They will be in high impedance state under the following conditions:
THZ pin is high;
THZ bit is set to 1;
Loss of MCLK;
Loss of TCLK (exceptions: Remote Loopback; transmit internal pattern by MCLK);
Transmit path power down;
After software reset; pin reset and power on.
RTIP
RRING
Analog
input
41
40
RTIP/RRING: Receive Bipolar Tip/Ring
These signals are the differential receiver inputs.
TD/TDP
TDN
I2
3
TD: Transmit Data
When the device is in single rail mode, the NRZ data to be transmitted is input on this pin. Data on TD pin is sampled into the
device on the active edge of TCLK and is encoded by AMI, HDB3 or B8ZS line code rules before being transmitted. In this
mode, TDN should be connected to ground.
TDP/TDN: Positive/Negative Transmit Data
When the device is in dual rail mode, the NRZ data to be transmitted for positive/negative pulse is input on these pins. Data
on TDP/TDN pin is sampled into the device on the active edge of TCLK. The line code in dual rail mode is as follows:
TCLK
I
1
TCLK: Transmit Clock input
This pin inputs 1.544 MHz for T1/J1 mode or 2.048 MHz for E1 mode transmit clock. The transmit data at TD/TDP or TDN is
sampled into the device on the active edge of TCLK. If TCLK is missing1 and the TCLK missing interrupt is not masked, an inter-
rupt will be generated.
RD/RDP
CV/RDN
O5
6
RD: Receive Data output
In single rail mode, this pin outputs NRZ data. The data is decoded according to AMI, HDB3 or B8ZS line code rules.
CV: Code Violation indication
In single rail mode, the BPV/CV code violation will be reported by driving the CV pin to high level for a full clock cycle. B8ZS/
HDB3 line code violation can be indicated if the B8ZS/HDB3 decoder is enabled. When AMI decoder is selected, bipolar vio-
lation will be indicated.
In hardware control mode, the EXZ, BPV/CV errors in received data stream are always monitored by the CV pin if single rail
mode is chosen.
RDP/RDN: Positive/Negative Receive Data output
In dual rail mode, this pin outputs the re-timed NRZ data when CDR is enabled, or directly outputs the raw RZ slicer data if CDR
is bypassed.
Active edge and level select:
Data on RDP/RDN or RD is clocked with either the rising or the falling edge of RCLK. The active polarity is also selectable.
RCLK
O
4
RCLK: Receive Clock output
This pin outputs 1.544 MHz for T1/J1 mode or 2.048 MHz for E1 mode receive clock. Under LOS condition with AIS enabled
(bit AISE=1), RCLK is derived from MCLK. In clock recovery mode, this signal provides the clock recovered from the RTIP/
RRING signal. The receive data (RD in single rail mode or RDP and RDN in dual rail mode) is clocked out of the device on the
active edge of RCLK. If clock recovery is bypassed, RCLK is the exclusive OR (XOR) output of the dual rail slicer data RDP
and RDN. This signal can be used in applications with external clock recovery circuitry.
TDP
TDN
Output Pulse
0
Space
0
1
Positive Pulse
1
0
Negative Pulse
1
Space
相關PDF資料 |
PDF描述 |
|---|---|
| VI-26K-CV-B1 | CONVERTER MOD DC/DC 40V 150W |
| VI-26J-IW | CONVERTER MOD DC/DC 36V 100W |
| VI-26J-CV-B1 | CONVERTER MOD DC/DC 36V 150W |
| VI-26B-CV-B1 | CONVERTER MOD DC/DC 95V 150W |
| VI-263-IW | CONVERTER MOD DC/DC 24V 100W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2081PP8 | 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2081PPG | 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):1/1 規(guī)程:RS422，RS485 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SOICN 包裝:剪切帶 (CT) 其它名稱:ISL31470EIBZ-T7ACT |
| IDT82V2081PPG8 | 功能描述:IC LIU T1/J1/E1 1CH 44-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:250 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2082 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL T1/E1/J1 LONG HAUL/ SHORT HAUL LINE INTERFACE UNIT |
| IDT82V2082_09 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL T1/E1/J1 LONG HAUL/SHORT HAUL LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。