- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT82V2051EPPG (IDT, Integrated Device Technology Inc)IC LIU E1 SGL SHORT HAUL 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | IDT82V2051EPPG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 61/61頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1 SGL SHORT HAUL 44-TQFP |
| 標(biāo)準(zhǔn)包裝： | 80 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | E1 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 82V2051EPPG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁
IDT82V2051E
SINGLE CHANNEL E1 SHORT HAUL LINE INTERFACE UNIT
Pin Description
9
December 9, 2005
Notes:
1. TCLK missing: the state of TCLK continues to be high level or low level over 70 MCLK cycles.
2
PIN DESCRIPTION
Table-1 Pin Description
Name
Type
Pin No.
Description
TTIP
TRING
Analog
output
37
36
TTIP/TRING: Transmit Bipolar Tip/Ring
These pins are the differential line driver outputs. They will be in high impedance state under the following conditions:
THZ pin is high;
THZ bit is set to 1;
Loss of MCLK;
Loss of TCLK (exceptions: Remote Loopback; transmit internal pattern by MCLK);
Transmit path power down;
After software reset; pin reset and power on.
RTIP
RRING
Analog
input
41
40
RTIP/RRING: Receive Bipolar Tip/Ring
These signals are the differential receiver inputs.
TD/TDP
TDN
I2
3
TD: Transmit Data
When the device is in single rail mode, the NRZ data to be transmitted is input on this pin. Data on TD pin is sampled into the
device on the active edge of TCLK and is encoded by AMI or HDB3 line code rules before being transmitted. In this mode, TDN
should be connected to ground.
TDP/TDN: Positive/Negative Transmit Data
When the device is in dual rail mode, the NRZ data to be transmitted for positive/negative pulse is input on these pins. Data
on TDP/TDN pin is sampled into the device on the active edge of TCLK. The line code in dual rail mode is as follows:
TCLK
I
1
TCLK: Transmit Clock input
This pin inputs a 2.048 MHz transmit clock. The transmit data at TD/TDP or TDN is sampled into the device on the active edge
of TCLK. If TCLK is missing1 and the TCLK missing interrupt is not masked, an interrupt will be generated.
RD/RDP
CV/RDN
O5
6
RD: Receive Data output
In single rail mode, this pin outputs NRZ data. The data is decoded according to AMI or HDB3 line code rules.
CV: Code Violation indication
In single rail mode, the BPV/CV code violation will be reported by driving the CV pin to high level for a full clock cycle. HDB3
line code violation can be indicated if the HDB3 decoder is enabled. When AMI decoder is selected, bipolar violation will be indi-
cated.
In hardware control mode, the EXZ, BPV/CV errors in received data stream are always monitored by the CV pin if single rail
mode is chosen.
RDP/RDN: Positive/Negative Receive Data output
In dual rail mode, this pin outputs the re-timed NRZ data when CDR is enabled, or directly outputs the raw RZ slicer data if CDR
is bypassed.
Active edge and level select:
Data on RDP/RDN or RD is clocked with either the rising or the falling edge of RCLK. The active polarity is also selectable.
RCLK
O
4
RCLK: Receive Clock output
This pin outputs a 2.048 MHz receive clock. Under LOS condition with AIS enabled (bit AISE=1), RCLK is derived from MCLK.
In clock recovery mode, this signal provides the clock recovered from the RTIP/RRING signal. The receive data (RD in single
rail mode or RDP and RDN in dual rail mode) is clocked out of the device on the active edge of RCLK. If clock recovery is
bypassed, RCLK is the exclusive OR (XOR) output of the dual rail slicer data RDP and RDN. This signal can be used in appli-
cations with external clock recovery circuitry.
TDP
TDN
Output Pulse
0
Space
0
1
Positive Pulse
1
0
Negative Pulse
1
Space
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82V2052EPFG | IC LIU E1 2CH SHORT HAUL 80-TQFP |
| IDT82V2081PPG8 | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2082BFG | IC LIU T1/E1/J1 2CH 81BGA |
| IDT82V2084PFG | IC LIU T1/J1/E1 4CH 128-TQFP |
| IDT82V2088DRG | IC LIU T1/J1/E1 8CH 208-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2051EPPG8 | 功能描述:IC LIU E1 SGL SHORT HAUL 44-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2052E | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:DUAL CHANNEL E1 SHORT HAUL LINE INTERFACE UNIT |
| IDT82V2052EPF | 功能描述:IC LIU E1 2CH SHORT HAUL 80-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2052EPF8 | 功能描述:IC LIU E1 2CH SHORT HAUL 80-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2052EPFG | 功能描述:IC LIU E1 2CH SHORT HAUL 80-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。