- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2000 > IDT821034DNG (IDT, Integrated Device Technology Inc)IC PCM CODEC QUAD MPI 52-PQFP PDF資料下載
參數(shù)資料
| 型號： | IDT821034DNG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 18/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PCM CODEC QUAD MPI 52-PQFP |
| 標準包裝： | 84 |
| 類型： | PCM 編解碼器/濾波器 |
| 數(shù)據(jù)接口： | PCM 音頻接口 |
| ADC / DAC 數(shù)量： | 4 / 4 |
| 三角積分調(diào)變： | 無 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-BQFP |
| 供應商設(shè)備封裝： | 52-PQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 821034DNG |
8
INDUSTRIAL TEMPERATURE RANGE
IDT821034 QUAD PCM CODEC WITH PROGRAMMABLE GAIN
Bit
Name
Description
7
Register Indicator
Always ‘0’
6
--
Reserved, always ‘0’
5
--
Reserved, always ‘0’
4
O_4 Data
Output data on O_4 pin of the selected channel
3
O_3 Data
Output data on O_3 pin of the selected channel
2
O_2 Data
Output data on O_2 pin of the selected channel
1
I/O_1 Data
Output data on I/O_1 pin (if defined as an output) of the selected channel
0
I/O _0 Data
Output data on I/O_0 pin (if defined as an output) of the selected channel
Table 4. Definition of SLIC Control Register
Bit
Name
Description
7
I/On_0 Image
Mapped to I/On_0 pin of the selected channel n
6
I/On_1 Image
Mapped to I/On_1 pin of the selected channel n
5
On_2 Image
Mapped to On_2 pin of the selected channel n
4
On_3 Image
Mapped to On_3 pin of the selected channel n
3
On_4 Image
Mapped to On_4 pin of the selected channel n
2
I/O1_0 Image
Always mapped to the I/O1_0 pin
1
I/O2_0 Image
Always mapped to the I/O2_0 pin
0
I/O3_0 Image
Always mapped to the I/O3_0 pin
Table 5. Definition of SLIC Status Register
APPLICATION NOTE
The IDT821034 is mainly used in line card application. Figure 5 shows
a typical system with telephony line interface.
The IDT821034 offers not only encoding/decoding function, but also a
signaling channel, which can simplify the circuit design of the control
interface. In addition, the dynamic time slot assignment of IDT821034
reduces the hardware requirement for PCM interface. The device also
supports 8.192 Mbps PCM data rate, which can increase the time slot
density up to 128.
Signal to total distortion ratio (both STD
X and STDR) are guaranteed
over -55 dBm0 to +3 dBm0 range with a specific gain setting (0 dB for both
transmit path and receive path). Since there is a finite noise floor associated
with the quantization effect of both data converters and digital filter
coefficients, the overall signal to total distortion ratio of each path is a function
of the gain setting. In system design, attention should be paid to the gain
setting for the best signal to total distortion performance.
Generally, a channel gain of a line-card system is contributed
by both SLIC and CODEC. In a system design using IDT821034, the
SLIC gain should be taken into account to optimize the SNR. In the transmit
path of IDT821034, there are two resistors (R1 and R3 in Figure 5)
which enable the analog gain to be adjusted around 0 dB. Further gain
adjustment can be obtained by programming the DSP filters. Since this
adjustment is close to 0 dB, the SNR remains at the optimum value. In
the receive path of IDT821034, analog gain adjustment is not available.
Thus, the adjustment of CODEC gain will be performed only by
programming the DSP filters. In this way, the SLIC gain should be such
that the DSP gain is closest to 0 dB. This will maximize the achievable
SNR in the overall system. For example, if the design target for receive
path gain is -3.5 dB and -7 dB for local and long distance calls
respectively, the recommended solution is to set SLIC gain at -3.5 dB.
As a result, the gain of CODEC, which is adjusted by programming DSP
coefficients, will be 0 dB and -3.5 dB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT821054PQF | IC PCM CODEC QUAD MPI 64-PQFP |
| IDT82V3001APVG8 | IC PLL WAN W/SGL REF INP 56-SSOP |
| IDT82V3010PVG | IC PLL WAN 51/E1/OC3 DUAL 56SSOP |
| IDT82V3011PVG | IC PLL WAN T1/E1/OC3 SGL 56-SSOP |
| IDT82V3012PVG8 | IC PLL WAN T1/E1/OC3 DUAL 56SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT821054 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
| IDT821054A | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
| IDT821054APF | 功能描述:IC PCM CODEC QUAD MPI 64-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| IDT821054APF8 | 功能描述:IC PCM CODEC QUAD MPI 64-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| IDT821054APFG | 功能描述:IC PCM CODEC QUAD MPI 64-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。