- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377486 > IDT7MPV6256S66M (INTEGRATED DEVICE TECHNOLOGY INC) 256KB AND 512KB SECONDARY CACHE MODULES FOR THE PowerPCO PDF資料下載
參數(shù)資料
| 型號： | IDT7MPV6256S66M |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | 256KB AND 512KB SECONDARY CACHE MODULES FOR THE PowerPCO |
| 中文描述： | 64K X 64 CACHE TAG SRAM MODULE, 8.5 ns, DMA178 |
| 封裝： | CELP MODULE-178 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大?。?/td> | 84K |
| 代理商： | IDT7MPV6256S66M |
IDT7MPV6253/55/56
256KB/512KB CMOS SECONDARY CACHE MODULES FOR THE PowerPC
COMMERCIAL TEMPERATURE RANGE
3
FUNCTIONAL BLOCK DIAGRAM
IDT7MPV6256 – 512KB PIPELINED BURST VERSION
drw 03
CAPACITANCE (IDT7MPV6253 )
(1)
(T
A
= +25
°
C, f = 1.0 MHz)
Symbol
Parameter
(1)
C
IN1
Input Capacitance
(Address)
C
IN2
Input Capacitance
(ADDR
0-1
)
C
IN3
Input Capacitance
(OE#)
C
IN4
Input Capacitance
(WE#, TWE#)
C
I/O
I/O Capacitance
Condition
V
IN
= 0V
Max.
15
Unit
pF
V
IN
= 0V
25
pF
V
IN
= 0V
45
pF
V
IN
= 0V
8
pF
V
OUT
= 0V
10
pF
NOTES:
1. These parameters are guaranteed by design but not tested.
tbl 05
CAPACITANCE (IDT7MPV6255/56 )
(1)
(T
A
= +25
°
C, f = 1.0 MHz)
Symbol
Parameter
(1)
C
IN1
Input Capacitance
(Address)
C
IN2
Input Capacitance
(ADDR
0-1
)
C
IN3
Input Capacitance
(OE#)
C
IN4
Input Capacitance
(WE#, TWE#)
C
I/O
I/O Capacitance
Condition
V
IN
= 0V
Max.
20
Unit
pF
V
IN
= 0V
—
pF
V
IN
= 0V
15
pF
V
IN
= 0V
8
pF
V
OUT
= 0V
10/20
pF
NOTES:
1. These parameters are guaranteed by design but not tested.
tbl 06
32K x 32
Pipelined
Burst
SRAM
32K x 32
Pipelined
Burst
SRAM
WE#
0
WE#
1
WE#
2
WE#
3
CLK
1
WE#
4
WE#
5
WE#
6
WE#
7
CLK
0
16K x 12
Tag Field
16K x 2
Status
A
1
- A
12
12
TMATCH
DIRTYOUT
A
13
- A
2614
TWE#
TOE#
STANDBY
TCLR#
TVALID
DIRTYIN
CLK
2
DH
0
-
31
32
DL
0
-
31
32
32K x 32
Pipelined
Burst
SRAM
32K x 32
Pipelined
Burst
SRAM
DL
0
-
31
32
DH
0
-
31
32
WE#
0
WE#
1
WE#
2
WE#
3
CLK
1
WE#
4
WE#
5
WE#
6
WE#
7
CLK
0
SRAM OE#0
SRAM ADS#0
CNT EN#0
STANDBY
BURST MODE
SRAM OE#1
SRAM ADS#1
CNT EN#1
STANDBY
BURST MODE
A
13
- A
28
16
PD
2
PD
3
PD
0
PD
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT821024 | QUAD NON-PROGRAMMABLE PCM CODEC |
| IDT821024J | QUAD NON-PROGRAMMABLE PCM CODEC |
| IDT821024PP | QUAD NON-PROGRAMMABLE PCM CODEC |
| IDT821034 | QUAD PCM CODEC WITH PROGRAMMABLE GAIN |
| IDT821054 | QUAD PROGRAMMABLE PCM CODEC WITH MPI INTERFACE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT80ALVCH16823PA | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS 18-BIT BUS-INTERFACE FLIPFLOP WITH 3-STATE OUTPUTS AND BUS-HOLD |
| IDT80HCPS1432CHM | 制造商:Integrated Device Technology Inc 功能描述:IC RIO SWITCH GEN2 576FCBGA |
| IDT80HCPS1432CHMI | 制造商:Integrated Device Technology Inc 功能描述:IC RIO SWITCH GEN2 576FCBGA |
| IDT80HCPS1432CRM | 制造商:Integrated Device Technology Inc 功能描述:IC RIO SWITCH GEN2 576FCBGA |
| IDT80HCPS1432CRMI | 制造商:Integrated Device Technology Inc 功能描述:IC RIO SWITCH GEN2 576FCBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。