- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT79RC32T336-150BCG (IDT, Integrated Device Technology Inc)IC MPU 32BIT CORE 150MHZ 256-BGA PDF資料下載
參數(shù)資料
| 型號： | IDT79RC32T336-150BCG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 42/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU 32BIT CORE 150MHZ 256-BGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | Interprise™ |
| 處理器類型： | MIPS32 32-位 |
| 速度： | 150MHz |
| 電壓： | 2.5V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CABGA（17x17） |
| 包裝： | 托盤 |
| 其它名稱： | 79RC32T336-150BCG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁
7 of 44
October 4, 2005
RC32336
PCIREQN[1:0]
I/O
PCI Bus Request.
In PCI host mode with internal arbiter:
These signals are inputs whose assertion indicates to the internal RC32336 arbiter that an agent
desires ownership of the PCI bus.
In PCI host mode with external arbiter:
PCIREQN[0]: asserted by the RC32336 to request ownership of the PCI bus.
PCIREQN[1]: unused and driven high.
In PCI satellite mode:
PCIREQN[0]: this signal is asserted by the RC32336 to request ownership of the PCI bus.
PCIREQN[1]: function changes to PCIIDSEL and is used as a chip select during configuration
read and write transactions.
PCIRSTN
I/O
PCI Reset. In host mode, this signal is asserted by the RC32336 to generate a PCI reset. In sat-
ellite mode, assertion of this signal initiates a warm reset.
PCISERRN
I/O
PCI System Error. This signal is driven by an agent to indicate an address parity error, data par-
ity error during a special cycle command, or any other system error. Requires an external pull-up.
PCISTOPN
I/O
PCI Stop. Driven by the bus target to terminate the current bus transaction. For example, to indi-
cate a retry.
PCITRDYN
I/O
PCI Target Ready. Driven by the bus target to indicate that the current data can complete.
Ethernet Interface
MII0CL
I
Ethernet 0 MII Collision Detected. This signal is asserted by the ethernet PHY when a collision
is detected.
MII0CRS
I
Ethernet 0 MII Carrier Sense. This signal is asserted by the ethernet PHY when either the trans-
mit or receive medium is not idle.
MII0RXCLK
I
Ethernet 0 MII Receive Clock. This clock is a continuous clock that provides a timing reference
for the reception of data.
MII0RXD[3:0]
I
Ethernet 0 MII Receive Data. This nibble wide data bus contains the data received by the ether-
net PHY.
MII0RXDV
I
Ethernet 0 MII Receive Data Valid. The assertion of this signal indicates that valid receive data
is in the MII receive data bus.
MII0RXER
I
Ethernet 0 MII Receive Error. The assertion of this signal indicates that an error was detected
MII0TXCLK
I
Ethernet 0 MII Transmit Clock. This clock is a continuous clock that provides a timing reference
for the transfer of transmit data.
MII0TXD[3:0]
O
Ethernet 0 MII Transmit Data. This nibble wide data bus contains the data to be transmitted.
MII0TXENP
O
Ethernet 0 MII Transmit Enable. The assertion of this signal indicates that data is present on the
MII for transmission.
MII0TXER
O
Ethernet 0 MII Transmit Coding Error. When this signal is asserted together with MIITXENP,
the ethernet PHY will transmit symbols which are not valid data or delimiters.
MII1CL
I
Ethernet 1 MII Collision Detected. This signal is asserted by the ethernet PHY when a collision
is detected.
MII1CRS
I
Ethernet 1 MII Carrier Sense. This signal is asserted by the ethernet PHY when either the trans-
mit or receive medium is not idle.
MII1RXCLK
I
Ethernet 1 MII Receive Clock. This clock is a continuous clock that provides a timing reference
for the reception of data.
Signal
Type
Name/Description
Table 1 Pin Description (Part 4 of 6)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT79RC32T351-133DHG | IC MPU 32BIT CORE 133MHZ 208-QFP |
| IDT79RC32V332-150DHG | IC PROC 32BIT CPU 150MHZ 208-QFP |
| IDT79RC32V333-150DHG | IC PROC 32BIT CPU 150MHZ 208-QFP |
| IDT79RC64T575-250DP | IC MPU 64BIT EMB 250MHZ 208-QFP |
| IDT79RC64V475-200DP | IC MPU 64BIT EMB 200MHZ 208-QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT79RC32T351-100DH | 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T351-100DHG | 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T351-133DH | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T351-133DHG | 功能描述:IC MPU 32BIT CORE 133MHZ 208-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Interprise™ 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| IDT79RC32T355-100DHGI | 制造商:Integrated Device Technology Inc 功能描述:IC MPU 32BIT CORE 100MHZ 208-QFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。