- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67714 > IDT74SSTU32866BBFG8 (INTEGRATED DEVICE TECHNOLOGY INC) SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 PDF資料下載
參數(shù)資料
| 型號： | IDT74SSTU32866BBFG8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 鎖存器 |
| 英文描述： | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| 封裝： | GREEN, LFBGA-96 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大小： | 300K |
| 代理商： | IDT74SSTU32866BBFG8 |
10
COMMERCIALTEMPERATURERANGE
IDT74SSTU32866B
1.8VCONFIGURABLEREGISTEREDBUFFERWITHADDRESS-PARITYTEST
TERMINAL FUNCTIONS (ALL PINS)
Terminal
Electrical
Name
Characteristics
Description
GND
GroundInput
Ground
VDD
1.8Vnominal
Power Supply Voltage
VREF
0.9Vnominal
InputReferenceVoltage
CLK
DifferentialInput
Positive Master Clock Input
CLK
DifferentialInput
Negative Master Clock Input
C x
LVCMOS Input
ConfigurationControlInputs
RESET
LVCMOS Input
AsynchronousResetInput. ResetsregistersanddisablesVREFdataandclockdifferential-inputreceivers.
CSR, DCS
SSTL_18Input
Chip Select Inputs. Disables outputs Dx switching when both inputs are HIGH.
Dx
SSTL_18Input
Data Input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.
DODT
SSTL_18Input
The outputs of this register bit will not be suspended by the DCS and CSR controls
DCKE
SSTL_18Input
The outputs of this register bit will not be suspended by the DCS and CSR controls
Qx
1.8V CMOS
Data Outputs that are suspended by the DCS andCSR controls
QCSx
1.8V CMOS
Data Output that will not be suspended by the DCS and CSR controls
QODTx
1.8V CMOS
Data Output that will not be suspended by the DCS and CSR controls
QCKEx
1.8V CMOS
Data Output that will not be suspended by the DCS and CSR controls
PAR_IN
SSTL_18Input
Parity Input. Clocked on the rising edge of CLK one cycle after corresponding data input.
QERR
OpenDrainOutput
OutputErrorbit,generatedonecycleafterthecorrespondingdataoutput
PPO
1.8V CMOS
Partial Parity Output. Indicates ODD parity of Data Inputs and Parity In.
ABSOLUTE MAXIMUM RATINGS (1)
Symbol
Description
Max.
Unit
VDD
SupplyVoltageRange
–0.5 to 2.5
V
VI(2,3)
InputVoltageRange
–0.5 to 2.5
V
VO(2,3)
OutputVoltageRange
–0.5 to VDD +0.5
V
IIK
InputClampCurrent
VI < 0
±50
mA
VI > VDD
IOK
OutputClampCurrent VO < 0
±50
mA
VO > VDD
IO
ContinuousOutputCurrent,
±50
mA
VO = 0 to VDD
VDD
ContinuousCurrentthrougheach
±100
mA
VDD or GND
TSTG
StorageTemperatureRange
–65to+150
°C
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative voltage ratings may be exceeded if the ratings of the
I/P and O/P clamp current are observed.
3. This value is limited to 2.5V maximum.
MODE SELECT
C0
C1
Device Mode
0
1:125-bitto25-bit
0
1
1:2 14-bit to 28-bit, Front (Type A)
1
0
Reserved
1
1:2 14-bit to 28-bit, Back (Type B)
相關PDF資料 |
PDF描述 |
|---|---|
| IDT75C458S165G | PALETTE-DAC DSPL CTLR, CPGA84 |
| IDT75C458S135J | PALETTE-DAC DSPL CTLR, PQCC84 |
| IDT75C458S80JB | PALETTE-DAC DSPL CTLR, PQCC84 |
| IDT75C458S165JB | PALETTE-DAC DSPL CTLR, PQCC84 |
| IDT75C458S165GB | PALETTE-DAC DSPL CTLR, CPGA84 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74SSTU32D868BKG | 功能描述:IC BUFFER 28BIT 1:2 REG 176TFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTU32D868BKG8 | 功能描述:IC BUFFER 28BIT 1:2 REG 176TFBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUA32864BFG | 功能描述:IC BUFFER 1:1/1:2 REG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUA32864BFG8 | 功能描述:IC BUFFER 1:1/1:2 REG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
| IDT74SSTUA32866BFG | 功能描述:IC BUFFER 1.8V CONFIG 96-BGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 專用邏輯 系列:- 產品變化通告:Product Discontinuation 25/Apr/2012 標準包裝:1,500 系列:74SSTV 邏輯類型:DDR 的寄存緩沖器 電源電壓:2.3 V ~ 2.7 V 位數(shù):14 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP（0.240"，6.10mm 寬） 供應商設備封裝:48-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。