- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄61088 > IDT74LVC00APY (INTEGRATED DEVICE TECHNOLOGY INC) LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14 PDF資料下載
參數(shù)資料
| 型號： | IDT74LVC00APY |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 門電路 |
| 英文描述： | LVC/LCX/Z SERIES, QUAD 2-INPUT NAND GATE, PDSO14 |
| 封裝： | 0.65 MM PITCH, SSOP-14 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 94K |
| 代理商： | IDT74LVC00APY |
1
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT74LVC00A
3.3V CMOS QUADRUPLE 2-INPUT POSITIVE-NAND GATE
APRIL 1999
1999
Integrated Device Technology, Inc.
DSC-4590/-
c
IDT74LVC00A
ADVANCE
INFORMATION
EXTENDED COMMERCIAL TEMPERATURE RANGE
DESCRIPTION
The LVC00A quadruple 2-input positive-NAND gate is built using
advanced dual metal CMOS technology. This device performs the
Boolean function Y = A B or Y =
A + B in positive logic.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V system
environment.
The LVC00A has been designed with a ±24mA output driver. This driver
is capable of driving a moderate to heavy load while maintaining speed
performance
Functional Block Diagram
PIN CONFIGURATION
SOIC/ SSOP/ TSSOP
TOP VIEW
3.3V CMOS
QUADRUPLE 2-INPUT
POSITIVE-NAND GATE
WITH 5 VOLT TOLERANT I/O
FEATURES:
–
0.5 MICRON CMOS Technology
–
ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
–
1.27mm pitch SOIC, 0.65mm pitch SSOP and
0.65mm pitch TSSOP packages
–
Extended commercial range of – 40°C to +85°C
–VCC = 3.3V ±0.3V, Normal Range
–VCC = 2.3V to 3.6V, Extended Range
–
CMOS power levels (0.4 W typ. static)
–
Rail-to-Rail output swing for increased noise margin
–
All inputs, outputs and I/O are 5 Volt tolerant
–
Supports hot insertion
Drive Features for LVC00A:
–
High Output Drivers:
±24mA
–
Reduced system switching noise
PIN DESCRIPTION
Pin Names
Description
xA, xB
Data Inputs
xY
Data Outputs
FUNCTION TABLE (each gate) (1)
Inputs
Outputs
xA
xB
xY
HH
L
LX
H
XL
H
NOTE:
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
A
B
Y
2
3
1
B
VCC
1
A
5
6
4
GND
7
13
12
14
10
9
11
8
1
Y
2
B
2
A
2
Y
4
A
4
B
4
Y
3
A
3
B
3
Y
(SO14-1)
(SO14-2)
(SO14-3)
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT74LVC112APGG | LVC/LCX/Z SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| IDT74LVC126APY8 | LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| IDT74LVC126ADC8 | LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| IDT74LVC126APG | LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
| IDT74LVC137APG8 | LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT74LVC112APY | 制造商:Integrated Device Technology Inc 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SSOP |
| IDT74LVC138ADC | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC162244APA | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT74LVC162244APAG | 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74LVC 標準包裝:2,000 系列:74LVCH 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):2 每個元件的位元數(shù):4 輸出電流高，低:24mA，24mA 電源電壓:1.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:20-SOIC 包裝:帶卷 (TR) |
| IDT74LVC162244APAG8 | 功能描述:IC BUFF DVR TRI-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器，驅(qū)動器，接收器，收發(fā)器 系列:74LVC 標準包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動器，非反相 元件數(shù):4 每個元件的位元數(shù):1 輸出電流高，低:4mA，4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。